

Technical documentation



Support &



SN74HCT595

ZHCSP29A - OCTOBER 2021 - REVISED DECEMBER 2021

# 具有三态输出寄存器的 SN74HCT595 8 位移位寄存器

# 1 特性

- 兼容 LSTTL 输入逻辑
  - V<sub>IL(max)</sub> = 0.8V, V<sub>IH(min)</sub> = 2V
- 兼容 CMOS 输入逻辑
  - 在电压为 V<sub>OL</sub>、V<sub>OH</sub> 时,I<sub>I</sub> ≤ 1µA
- 工作电压为 4.5 V 至 5.5 V
- 支持多达 10 个 LSTTL 负载的扇出
- 移位寄存器具有直接清零功能
- 工作环境温度范围: -40℃至+125℃, T<sub>A</sub>

# 2 应用

- 输出扩展
- LED 矩阵控制
- 7 段显示控制
- 8 位数据存储


# 3 说明

SN74HCT595 器件包含对 8 位 D 类存储寄存器进行馈送的 8 位串行输入、并行输出移位寄存器。存储寄存器具有并行三态输出。移位寄存器和存储寄存器分别有单独的时钟。移位寄存器具有一个直接覆盖清零(SRCLR)的串行(SER)输入和一个串行输出(Q<sub>H</sub>),以用于级联。当输出使能端(OE)输入为高电平时,存储寄存器输出处于高阻抗状态。内部寄存器数据和串行输出(Q<sub>H</sub>)不受 OE 端输入的影响。

器件信息<sup>(1)</sup>

	·····	
器件型号	封装	封装尺寸(标称值)
SN74HCT595PW	TSSOP (16)	5.00mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



逻辑图(正逻辑)



# **Table of Contents**

1 特性	1
2 应用	
3 说明	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	
6.5 Electrical Characteristics	<mark>5</mark>
6.6 Timing Characteristics	5
6.7 Switching Characteristics	6
6.8 Typical Characteristics	<mark>8</mark>
7 Parameter Measurement Information	9
8 Detailed Description	10
8.1 Functional Block Diagram	10
8.2 Feature Description	10


8.3 Device Functional Modes	12
9 Application and Implementation	13
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	17
11.2 Layout Example	17
12 Device and Documentation Support	
12.1 Documentation Support	18
12.2 接收文档更新通知	
12.3 支持资源	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Cł	hanges from Revision * (October 2021) to Revision A (December 2021)	Page
•	将数据表的状态从 <i>预告信息</i> 更新为量产数据	1



# **5** Pin Configuration and Functions



#### 图 5-1. PW Package 16-Pin TSSOP Top View

#### 表 5-1. Pin Functions

Р	PIN				DESCRIPTION		
NAME	NO.		DESCRIPTION				
Q <sub>B</sub>	1	0	Q <sub>B</sub> O				
Q <sub>C</sub>	2	0	Q <sub>C</sub> O				
Q <sub>D</sub>	3	0	Q <sub>D</sub> O				
Q <sub>E</sub>	4	0	Q <sub>E</sub> O				
Q <sub>F</sub>	5	0	- 0				
Q <sub>G</sub>	6	0	Q <sub>G</sub> O				
Q <sub>H</sub>	7	0	Q <sub>H</sub> O				
GND	8	_	Ground				
Q <sub>H'</sub>	9	0	Serial O, can be used for cascading				
SRCLR	10	I	Shift register clear, active low				
SRCLK	11	I	Shift register clock, rising edge triggered				
RCLK	12	I	O register clock, rising edge triggered				
ŌE	13	I	O Enable, active low				
SER	14	I	Serial I				
Q <sub>A</sub>	15	0	Q <sub>A</sub> O				
V <sub>CC</sub>	16	_	Positive supply				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	upply voltage		7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0 \text{ or } V_{I} > V_{CC} + 0.5 \text{ V}$	- 20	20	mA
I <sub>ОК</sub>	Output clamp current <sup>(2)</sup>	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	- 20	20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$	- 35	35	mA
I <sub>CC</sub>	Continuous output current through	N <sub>CC</sub> or GND	- 70	70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature	Storage temperature		150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>cc</sub>	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5V	2			V
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5V			0.8	V
VI	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
$\Delta$ t/ $\Delta$ v	Input transition rise and fall rate	V <sub>CC</sub> = 4.5 V to 5.5V			500	ns/V
T <sub>A</sub>	Ambient temperature	Ambient temperature			125	°C

### 6.4 Thermal Information

		SN74HCT595	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	131.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	69.8	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	76.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	20.9	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	76.1	°C/W



### 6.4 Thermal Information (continued)

		SN74HCT595	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### **6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	Τ,	∠ = 25°C		-40°	C to 125°C	;	UNI
	PARAMETER	1251 00	NUTIONS	MIN	TYP	MAX	MIN	TYP	MAX	т
V	High-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 uA, V <sub>CC</sub> = 4.5 V	4.4			4.4			V
V <sub>OH</sub>	voltage		I <sub>OH</sub> = -6 mA, V <sub>CC</sub> = 4.5 V	3.98			3.84			V
V	Low-level output	utput $V_{I} = V_{IH} \text{ or } V_{IL}$ $\frac{I_{OL} = 20 \text{ uA}, V_{CC} = 0.1}{4.5 \text{ V}}$ 0.1	0.1	V						
V <sub>OL</sub>	voltage		I <sub>OL</sub> = 6 mA, V <sub>CC</sub> = 4.5 V			0.26			0.33	V
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC} \text{ or } 0$	V <sub>CC</sub> = 5.5 V			±100			±1000	nA
I <sub>OZ</sub>	Off-State (High- Impedance State) Output Current	$V_{O} = V_{CC} \text{ or } 0, Q_{A}$ - $Q_{H}$	V <sub>CC</sub> = 5.5 V			±0.5			±5	μA
I <sub>CC</sub>	Supply current	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	V <sub>CC</sub> = 5.5 V			8			80	μA
	Additional	V <sub>I</sub> = V <sub>CC</sub> - 2.1V	$V_{CC}$ = 4.5V to 5.5V			126.2			157.5	μA
	Quiescent Device Current Per Input Pin	V <sub>I</sub> = 0.5 V or 2.4V	V <sub>CC</sub> = 5.5V			2.4			2.9	mA
Ci	Input capacitance	V <sub>CC</sub> = 4.5V to 5.5V	$V_{CC}$ = 4.5V to 5.5V			10				pF
Co	Output capacitance	V <sub>CC</sub> = 4.5V to 5.5V	V <sub>CC</sub> = 4.5V to 5.5V			20				pF
C <sub>pd</sub>	Power dissipation capacitance per gate	No load				50				pF

### 6.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITION	V	T <sub>A</sub> = 25°C		-40°C to 125°C		UNIT
	PARAMETER CONDITION		V <sub>cc</sub>	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency		4.5 V		31		25	MHz
		ulse duration	4.5 V	16		20		
+	Dulas duration		5.5 V	16		20		20
	Fuise duration		4.5 V	16		20		ns
			5.5 V	16		20		



# 6.6 Timing Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITION	V	T <sub>A</sub> = 25°C	T <sub>A</sub> = 25°C		°C	LINUT	
FARAIVIETER		CONDITION	V <sub>cc</sub>	MIN	MAX	MIN	MAX	UNIT	
	SER before SRCLK †	4.5 V	20		25				
			5.5 V	20		25			
		SRCLK † before RCLK †	4.5 V	16		20			
+	Setup time	SKOLK   DEIDIE KOLK	5.5 V	16		20		ns ns	
t <sub>su</sub>		SRCLR low before RCLK †	4.5 V	10		13			
		SKELK IOW DEIDIE KELK	5.5 V	10		13			
		SRCLR high (inactive)	4.5 V	10		12			
		before SRCLK †	5.5 V	10		12			
+.	Hold time	SER after SRCLK †	4.5 V	0		0		nc	
t <sub>h</sub>			5.5 V	0		0		ns	

### 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V	Т	<sub>A</sub> = 25°C		-40°(	C to 125°	C	UNI
			10 (001701)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	т
f <sub>max</sub>				4.5 V	31			25			MHz
		SRCLK	0	4.5 V			42			53	
+ .	Propogation delay	SNOLK	Q <sub>H'</sub>	5.5 V			42	·		53	ns
t <sub>pd</sub>	ropogation delay	RCLK	Q <sub>A</sub> - Q <sub>H</sub>	4.5 V			40			50	115
		NOLK	$Q_A - Q_H$	5.5 V			40			50	
	t Dava section deless	SRCLR	0	4.5 V			40			50	
t <sub>PHL</sub>	Propogation delay		Q <sub>H'</sub>	5.5 V			40			50	ns
+	Enable time	OE	0 0	4.5 V			35			44	
t <sub>en</sub>		OE	Q <sub>A</sub> - Q <sub>H</sub>	5.5 V			35			44	ns
1	Dischla time		0 0	4.5 V			30			38	
<sup>L</sup> dis	t <sub>dis</sub> Disable time	ŌĒ	Q <sub>A</sub> - Q <sub>H</sub>	5.5 V			30			38	ns
+	Transition time		Any output	4.5 V			12			15	
l t	t <sub>t</sub> Transition-time		Any output	5.5 V			14			17	ns



SRCLK	
SER	
RCLK	
SRCLR	
ŌE	
QA	
QB	
QC	
QD	
Q <sub>E</sub>	
QF	
Q <sub>G</sub>	
QH	
Q <sub>H'</sub>	


NOTE: XXXXXXX implies that the output is in 3-State mode.

图 6-1. Timing Diagram



# 6.8 Typical Characteristics

T<sub>A</sub> = 25°C





Input

Output

Output

50%


50%

### 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>t</sub> < 6 ns.

For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1)  $C_L$  includes probe and test-fixture capacitance.




图 7-3. Voltage Waveforms, Pulse Duration

t<sub>PLH</sub><sup>(1)</sup>

(1)

t<sub>PHL</sub>


50%

(1) The greater between  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  is the same as  $t_{\mathsf{pd}}.$ 

图 7-5. Voltage Waveforms Propagation Delays

50%

50%



(1)  $C_{\text{L}}$  includes probe and test-fixture capacitance.

图 7-2. Load Circuit for Push-Pull Outputs






图 7-4. Voltage Waveforms, Setup and Hold Times







V<sub>cc</sub>

0 V

VOL

Vol

 $t_{\text{PHL}}^{(1)}$ 

50%

t<sub>PLH</sub><sup>(1)</sup>

(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

#### 图 7-7. Voltage Waveforms, Input and Output Transition Times



# 8 Detailed Description

### 8.1 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic) for the SN74HCT595

### 8.2 Feature Description

#### 8.2.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-State outputs. The three states that these outputs can be in are driving high, driving low, and high impedance. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10 k  $\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.



#### 8.2.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.2.3 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k  $\Omega$  resistor is recommended and will typically meet all requirements.

#### 8.2.4 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flipflops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.


#### 8.2.5 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in 88.2.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.





#### 图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

### 8.3 Device Functional Modes

Function Table lists the functional modes of the SN74HCT595.

		INPUTS			FUNCTION				
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION				
Х	Х	Х	Х	Н	Outputs Q <sub>A</sub> - Q <sub>H</sub> are disabled				
Х	X	Х	Х	L	Outputs Q <sub>A</sub> - Q <sub>H</sub> are enabled.				
х	Х	L	Х	Х	Shift register is cleared.				
L	t	н	х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.				
Н	t	н	х	x	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.				
Х	X	Н	Ť	Х	Shift-register data is stored in the storage register.				
Х	t	Н	t	х	Data in shift register is stored in the storage register, the data is then shifted through.				

#### 表 8-1. Function Table



# 9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

In this application, the SN74HCT595 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74HCT595 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The OE pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN74HCT595 can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN74HCT595 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register.



### 9.2 Typical Application




图 9-1. Typical Application Block Diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCT595 plus the maximum static supply current,  $I_{CC}$ , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.



The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCT595 plus the maximum supply current,  $I_{CC}$ , listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCT595 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74HCT595 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCT595, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k  $\Omega$  resistor value is often used due to these factors.

The SN74HCT595 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to *Feature Description* section for additional information regarding the outputs for this device.



#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCT595 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M  $\Omega$ ; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

#### 9.2.3 Application Curve




图 9-2. Simplified Functional Diagram Showing Clock Operation



# **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

### 11 Layout

#### **11.1 Layout Guidelines**

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### **11.2 Layout Example**




图 11-1. Example Layout for the SN74HCT595



# **12 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, HCMOS Design Considerations application report
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, *Designing With Logic* application report

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT595PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HT595	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HCT595 :



www.ti.com

• Automotive : SN74HCT595-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74HCT595PWR	TSSOP	PW	16	2000	356.0	356.0	35.0	

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司