







SN74HCS595

ZHCSRP1B - OCTOBER 2020 - REVISED MAY 2021

SN74HCS595 具有施密特触发输入和三态输出寄存器的 8 位移位寄存器

1 特性

- 宽工作电压范围: 2V 至 6V
- 施密特触发输入可实现慢速或高噪声输入信号
- 低功耗
 - I_{CC} 典型值为 100nA
 - 输入泄漏电流典型值为 ±100nA
- 电压为 6V 时,输出驱动为 ±7.8mA
- 工作环境温度范围: 40°C 至 +125°C, TA

2 应用

- 输出扩展
- LED 矩阵控制
- 7 段显示控制
- 8 位数据存储


3 说明

SN74HCS595 器件包含对 8 位 D 类存储寄存器进行馈 送的 8 位串行输入、并行输出移位寄存器。所有输入 均包括施密特触发架构,因此消除了由边沿变化缓慢或 高噪声输入信号导致的任何错误数据输出。存储寄存器 具有并行三态输出。移位寄存器和存储寄存器分别有单 独的时钟。移位寄存器具有一个直接覆盖清零 (SRCLR) 的串行 (SER) 输入和一个串行输出 (QH),以 用于级联。当输出使能端 (OE) 输入为高电平时,存储 寄存器输出处于高阻抗状态。内部寄存器数据和串行输 出(Q_H)不受 OE 端输入的影响。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) |
|---------------|--------------------|-------------------|
| SN74HCS595PW | TSSOP (16) | 5.00mm x 4.40mm |
| SN74HCS595D | SOIC (16) | 9.90mm x 3.90mm |
| SN74HCS595BQB | WQFN (16) | 3.60 mm x 2.60 mm |
| SN74HCS595DYY | SOT-23-THN (16) | 4.20mm x 2.00mm |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



施密特触发输入的优势



Table of Contents


| 1 特性 | 10 |
|--|----|
| 2 应用1 8.3 Device Functional Modes | |
| 3 说明1 9 Application and Implementation | 13 |
| 4 Revision History 9.1 Application Information | 13 |
| 5 Pin Configuration and Functions 9.2 Typical Application | 13 |
| 引脚功能3 10 Power Supply Recommendations | 16 |
| 6 Specifications 4 11 Layout | 16 |
| 6.1 Absolute Maximum Ratings4 11.1 Layout Guidelines | 16 |
| 6.2 ESD Ratings | 16 |
| 6.3 Recommended Operating Conditions | 17 |
| 6.4 Thermal Information | 17 |
| 6.5 Electrical Characteristics | 17 |
| 6.6 Timing Characteristics | |
| 6.7 Switching Characteristics | |
| 6.8 Operating Characteristics | 17 |
| 6.9 Typical Characteristics | |
| 7 Parameter Measurement Information9 13 Mechanical, Packaging, and Orderable | |
| 8 Detailed Description10 Information | 18 |
| 8.1 Functional Block Diagram10 | |

4 Revision History 注:以前版本的页码可能与当前版本的页码不同


| Cł | nanges from Revision * (August 2020) to Revision A (October 2020) | Page |
|----|---|------|
| • | 将 BQB 和 D 封装的状态更改为"正在供货" | 1 |
| • | 将数据表状态更改为"量产数据" | 1 |
| Cł | nanges from Revision A (October 2020) to Revision B (May 2021) | Page |
| • | 在 <i>器件信息</i> 表中添加了 DYY 封装 | 1 |
| • | Added DYY Package pinout diagram and information to Pin Configuration and Functions | 3 |
| | | |



5 Pin Configuration and Functions



D, PW, or DYY Package 16-Pin SOIC, TSSOP, or SOT-23 Top View



BQB Package 16-Pin WQFN Transparent Top View

引脚功能

| 引 | 脚 | ₩₩I | 7 4 nu |
|------------------|---------------------|------|----------------------------------|
| 名称 | 编号 | · 类型 | 说明 |
| Q _B | 1 | 输出 | Q _B 输出 |
| Q _C | 2 | 输出 | Q _C 输出 |
| Q_D | 3 | 输出 | Q _D 输出 |
| Q _E | 4 | 输出 | Q _E 输出 |
| Q _F | 5 | 输出 | Q _F 输出 |
| Q_{G} | 6 | 输出 | Q _G 输出 |
| Q _H | 7 | 输出 | Q _H 输出 |
| GND | 8 | _ | 接地 |
| Q _H ' | 9 | 输出 | 串行输出,可用于级联 |
| SRCLR | 10 | 输入 | 移位寄存器清零,低电平有效 |
| SRCLK | 11 | 输入 | 移位寄存器时钟,上升沿触发 |
| RCLK | 12 | 输入 | 输出寄存器时钟,上升沿触发 |
| ŌĒ | 13 | 输入 | 输出使能,低电平有效 |
| SER | 14 | 输入 | 串行输入 |
| Q_A | 15 | 输出 | Q _A 输出 |
| V _{CC} | 16 | _ | 正电源 |
| 散热炸 | 早盘 <mark>(1)</mark> | _ | 散热焊盘可连接到 GND 或悬空。请勿连接到任何其他信号或电源。 |

1. 仅限 BQB 封装。



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|---|-------|-----|------|
| V _{CC} | Supply voltage | | - 0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | | ±20 | mA |
| Io | Continuous output current | V _O = 0 to V _{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | | ±70 | mA |
| TJ | Junction temperature ⁽³⁾ | | | 150 | °C |
| T _{stg} | Storage temperature | | - 65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------|-------------------------|--|-------|------|
| V | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾ | ±4000 | V |
| V(ESD) | Lieurostano discriarge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1500 | V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|---------------------|------|-----|-----------------|------|
| V _{CC} | Supply voltage | 2 | 5 | 6 | V |
| VI | Input voltage | 0 | | V _{CC} | V |
| Vo | Output voltage | 0 | | V _{CC} | V |
| T _A | Ambient temperature | - 40 | | 125 | °C |

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | PW (TSSOP) | D (SOIC) | BQB (WQFN) | DYY (SOT-23) | UNIT |
|------------------------|--|------------|----------|------------|--------------|------|
| | | 16 PINS | 16 PINS | 16 PINS | 16 PINS | |
| R ₀ JA | Junction-to-ambient thermal resistance | 141.2 | 122.2 | 108.4 | 186.2 | °C/W |
| R _θ JC(top) | Junction-to-case (top) thermal resistance | 78.8 | 80.9 | 77.3 | 109.1 | °C/W |
| R ₀ JB | Junction-to-board thermal resistance | 85.8 | 80.6 | 74.4 | 111.0 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 27.7 | 40.4 | 12.6 | 18.0 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 85.5 | 80.3 | 74.5 | 110.9 | °C/W |

Submit Document Feedback

SN74HCS595 DYY (SOT-23) PW (TSSOP) **BQB (WQFN)** THERMAL METRIC⁽¹⁾ D (SOIC) UNIT **16 PINS 16 PINS 16 PINS 16 PINS** Rθ Junction-to-case (bottom) thermal N/A N/A N/A °C/W 54.3 resistance JC(bot)

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

| | PARAMETER | TEST CC | ONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---|--|---|---------------------------|-----------------|-----------------------|-------------------------|------|------|
| | | | | 2 V | 0.7 | | 1.5 | |
| V _{T+} | Positive switching threshold | | | 4.5 V | 1.7 | | 3.15 | V |
| | | | | 6 V | 2.1 | | 4.2 | |
| | | | | 2 V | 0.3 | | 1.0 | |
| V _{T-} | Negative switching threshold | | | 4.5 V | 0.9 | | 2.2 | V |
| | | | | 6 V | 1.2 | | 3.0 | |
| | | | | 2 V | 0.2 | | 1.0 | |
| ΔV_T Hysteresis $(V_{T+} - V_{T-})^{(1)}$ | Hysteresis (V _{T+} - V _{T-}) ⁽¹⁾ | sis (V _{T+} - V _{T-}) ⁽¹⁾ | | 4.5 V | 0.4 | | 1.4 | V |
| | | | | 6 V | 0.6 | | 1.6 | |
| | | | I _{OH} = -20 μA | 2 V to 6 V | V _{CC} - 0.1 | V _{CC} - 0.002 | | |
| V _{OH} | High-level output voltage | $V_I = V_{IH}$ or V_{IL} | I _{OH} = -6 mA | 4.5 V | 4.0 | 4.3 | | V |
| | | | I _{OH} = -7.8 mA | 6 V | 5.4 | 5.75 | | |
| | | | I _{OL} = 20 μA | 2 V to 6 V | | 0.002 | 0.1 | |
| V _{OL} | Low-level output voltage | $V_I = V_{IH}$ or V_{IL} | I _{OL} = 6 mA | 4.5 V | | 0.18 | 0.30 | V |
| | | | I _{OL} = 7.8 mA | 6 V | | 0.22 | 0.33 | |
| I _I | Input leakage current | V _I = V _{CC} or 0 | | 6 V | | ±0.1 | ±1 | μΑ |
| I _{OZ} | Off-state (high-impedance state) output current | $V_{O} = V_{CC}$ or 0 | | 6 V | | ±0.5 | ±5 | μA |
| I _{CC} | Supply current | $V_I = V_{CC}$ or 0, I_C | _O = 0 | 6 V | | 0.1 | 2 | μA |
| C _i | Input capacitance | | | 2 V to 6 V | | | 5 | pF |

⁽¹⁾ Guaranteed by design.

6.6 Timing Characteristics

 C_L = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

| | | | Operating | | | | | | |
|----------------|----------------|---------------------|-------------|-----------------|------|-----|-----------------|-----|------|
| | PARAMETER | | | V _{CC} | 25°C | | - 40°C to 125°C | | UNIT |
| | | | | | MIN | MAX | MIN | MAX | |
| | | | 2 V | 7 | | 9 | | | |
| | | Pulse duration high | high or low | 4.5 V | 7 | | 7 | | |
| | Dulas duration | | | 6 V | 7 | | 7 | | no |
| t _w | Puise duration | | | 2 V | 8 | | 10 | | ns |
| | | | SRCLR low | 4.5 V | 7 | | 7 | | |
| | | | | 6 V | 7 | | 7 | | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



 $C_L = 50 \text{ pF}$; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

| | | <u> </u> | | Operating fre | e-air temperatu | re (T _A) | |
|-----------------|-----------------------------------|-------------------|-------|---------------|-----------------|----------------------|----|
| | PARAMETER | V _{cc} | 25°C | - 40°C to | 125°C | UNIT | |
| | | | | MIN N | IAX MIN | MAX | |
| | | | 2 V | 8 | 13 | | |
| | | SER before SRCLK | 4.5 V | 4 | 5 | | |
| | | | 6 V | 3 | 4 | | |
| | | | 2 V | 11 | 18 | | |
| t _{su} | Setup time | SRCLK † before | 4.5 V | 5 | 7 | | no |
| | | | 6 V | 4 | 6 | | |
| | | SRCLR low before | 2 V | 8 | 13 | | ns |
| | | | 4.5 V | 4 | 6 | | |
| | | | 6 V | 4 | 5 | | |
| | | SRCLR high | 2 V | 8 | 13 | | |
| | | (inactive) before | 4.5 V | 4 | 6 | | |
| | | SRCLK↑ 6 V | 6 V | 4 | 5 | | |
| | t _h Hold time SER afte | | 2 V | 0 | 0 | | |
| t _h | | SER after SRCLK † | 4.5 V | 0 | 0 | | ns |
| | | | 6 V | 0 | 0 | | |

6.7 Switching Characteristics

 $C_L = 50 \text{ pF}$; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

| | <u> </u> | | | | Or | erating | free-air | tempera | ture (T _A) |) | | |
|------------------|-------------------------|------------------------|---------------------------------|-------|-------|---------|----------|---------|------------------------|-----|------|----|
| | PARAMETER | FROM | то | Vcc | | 25°C | | - 40° | C to 12 | 5°C | UNIT | |
| | | | | | MIN | TYP | MAX | MIN | TYP | MAX | | |
| | | | | 2 V | 35 | | | 19 | | | | |
| f _{max} | Max switching frequency | | | 4.5 V | 110 | | | 60 | | | MHz | |
| | | | | 6 V | 130 | | | 75 | | | | |
| | | | | 2 V | | 14 | 19 | | | 28 | | |
| | | SRCLK | Q _{H'} | 4.5 V | | 6 | 8 | , | | 10 | | |
| t . | Dranagation dalay | | | 6 V | | 5 | 7 | | | 9 | | |
| t _{pd} | Propagation delay | | | 2 V | | 16 | 21 | | | 37 | ns | |
| | | RCLK | Q _A - Q _H | 4.5 V | | 6 | 9 | | | 12 | | |
| | | | | 6 V | | 6 | 8 | | | 10 | | |
| | | | | | 2 V | | 13 | 19 | | | 27 | |
| t _{PHL} | Propagation delay | SRCLR | SRCLR Q _H | | 4.5 V | | 6 | 8 | | | 11 | ns |
| | | | | 6 V | | 6 | 8 | | | 10 | | |
| | | | | 2 V | | 12 | 18 | | | 27 | | |
| t _{en} | Enable time | ŌE | $Q_A - Q_H$ | 4.5 V | | 6 | 9 | | | 13 | ns | |
| | | | | 6 V | | 5 | 8 | | | 11 | | |
| | | | | 2 V | | 13 | 16 | | | 20 | | |
| t _{dis} | Disable time | ŌĒ | Q _A - Q _H | 4.5 V | | 9 | 11 | | | 13 | ns | |
| | | | | 6 V | | 8 | 10 | | | 12 | | |
| | | | | 2 V | | | 9 | | | 16 | | |
| t _t | Transition-time | Transition-time Any or | Any output | 4.5 V | | | 5 | | | 9 | ns | |
| | | | | 6 V | | | 4 | | | 8 | | |

6.8 Operating Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP MA | KUNIT |
|-----------------|--|-----------------|-----------------|-----|--------|-------|
| C _{nd} | Power dissipation capacitance per gate | No load | 2 V to 6 V | | 40 | pF |




图 6-1. Timing Diagram



6.9 Typical Characteristics






图 6-2. Output driver resistance in LOW state.




图 6-4. Supply current across input voltage, 2-, 2.5-, and 3.3-V supply




图 6-3. Output driver resistance in HIGH state.





图 6-5. Supply current across input voltage, 4.5-, 5-, and 6-V supply

7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 2.5 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

图 7-1. Load Circuit for 3-State Outputs






图 7-3. Voltage Waveforms, Pulse Duration



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

图 7-5. Voltage Waveforms Propagation Delays



(1) C_L includes probe and test-fixture capacitance.

图 7-2. Load Circuit for Push-Pull Outputs




图 7-4. Voltage Waveforms, Setup and Hold Times





图 7-6. Voltage Waveforms Propagation Delays



(1) The greater between t_{r} and t_{f} is the same as t_{t} .

图 7-7. Voltage Waveforms, Input and Output Transition Times

8 Detailed Description

8.1 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic) for the SN74HCS595

8.2 Feature Description

8.2.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-State outputs. The three states that these outputs can be in are driving high, driving low, and high impedance. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10 k Ω resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.2.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the Absolute Maximum Ratings must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.2.3 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flipflops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the Recommended Operating Conditions table.

8.2.4 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.3 Device Functional Modes

Function Table lists the functional modes of the SN74HCS595.

INPUTS FUNCTION SER **SRCLK** SRCLR **RCLK OE** Χ Χ Χ Χ Η Outputs $Q_A - Q_H$ are disabled Х Χ Х Χ L Outputs $Q_A - Q_H$ are enabled. Х Χ L Χ Χ Shift register is cleared. L Н Χ Х First stage of the shift register goes low. Other stages store the data 1 of previous stage, respectively. Н Χ First stage of the shift register goes high. Other stages store the data **†** Н Χ of previous stage, respectively. Χ Χ Н Χ Shift-register data is stored in the storage register. **†**

表 8-1. Function Table



表 8-1. Function Table (continued)

| | | INPUTS | | | FUNCTION |
|-----|-------|--------|------|----|---|
| SER | SRCLK | SRCLR | RCLK | ŌĒ | FUNCTION |
| Х | 1 | Н | 1 | Х | Data in shift register is stored in the storage register, the data is then shifted through. |

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

In this application, the SN74HCS595 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74HCS595 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The OE pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN74HCS595 can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN74HCS595 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register. An RC can be connected to the SRCLR pin as shown in the Typical application block diagram to initialize the shift register to all zeros. With the OE pin pulled up with a resistor, this process can be performed while the outputs are in a high impedance state eliminating any erroneous data causing issues with the displays.

9.2 Typical Application




图 9-1. Typical application block diagram

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS595 plus the maximum static supply current, I_{CC} , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS595 plus the maximum supply current, I_{CC}, listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS595 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50 pF.

The SN74HCS595 can drive a load with total resistance described by $R_L \geqslant V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{t-(min)}$ to be considered a logic LOW, and $V_{t+(max)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS595, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74HCS595 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_{T(min)}$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the Feature Description section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OI} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS595 to the receiving device(s).
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})$ Ω . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

9.2.3 Application Curve




图 9-2. Simplified functional diagram showing clock operation

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




图 11-1. Example layout for the SN74HCS595.

12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, HCMOS Design Considerations application report (SCLA007)
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
- Texas Instruments, Designing With Logic application report

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI术语表本本术语表列出并解释了术语、首字母缩略词和定义。



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 3-Feb-2023

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| SN74HCS595BQBR | ACTIVE | WQFN | BQB | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS595 | Samples |
| SN74HCS595DR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | HCS595 | Samples |
| SN74HCS595DYYR | ACTIVE | SOT-23-THIN | DYY | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS595 | Samples |
| SN74HCS595PWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | HCS595 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 3-Feb-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HCS595:

Automotive: SN74HCS595-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HCS595BQBR | WQFN | BQB | 16 | 3000 | 180.0 | 12.4 | 2.8 | 3.8 | 1.2 | 4.0 | 12.0 | Q1 |
| SN74HCS595DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCS595DYYR | SOT-23- THIN | DYY | 16 | 3000 | 330.0 | 12.4 | 4.8 | 3.6 | 1.6 | 8.0 | 12.0 | Q3 |
| SN74HCS595PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 30-Sep-2023



*All dimensions are nominal

| 7 111 41111011010110 41 0 11011111141 | | | | | | | |
|---------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74HCS595BQBR | WQFN | BQB | 16 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74HCS595DR | SOIC | D | 16 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74HCS595DYYR | SOT-23-THIN | DYY | 16 | 3000 | 336.6 | 336.6 | 31.8 |
| SN74HCS595PWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |

2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PLASTIC SMALL OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司