







**SN74CBTLV3126** 

ZHCSJ99L - DECEMBER 1997 - REVISED AUGUST 2022

# SN74CBTLV3126 低电压四通道 FET 总线开关

# 1 特性

- 标准 126 型引脚
- 两个端口间使用 5Ω 开关连接
- 支持在数据 I/O 端口进行轨到轨开关
- Ioff 支持局部断电模式运行
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范

# 2 应用

- 数据中心和企业计算
- 宽带固定线路接入
- 楼宇自动化
- 有线网络
- 电机驱动器

# 3 说明

SN74CBTLV3126 四通道 FET 总线开关具有独立的线 路开关。当每个开关的相关输出使能 (OE) 输入为低电 平时,开关被禁用。


该器件专用于使用 Ioff 的局部断电应用。Ioff 特性确保在 关断时防止损坏电流通过器件回流。SN74CBTLV3126 器件可在电源关断时提供隔离。

为确保在上电或掉电期间均处于高阻抗状态,应将 OE 通过下拉电阻器接地;该电阻器的最小值取决于驱动器 的灌电流能力。

# 封装信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)		
	SOIC ( D , 14 )	8.65mm × 3.91mm		
SN74CBTLV3126	TVSOP ( DGV , 14 )	3.60mm × 4.40mm		
	TSSOP ( PW , 14 )	5.00mm × 4.40mm		
	VQFN ( RGY , 14 )	4.00mm × 3.50mm		
	SSOP ( DBQ , 16 )	4.90mm × 3.90mm		

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



每个 FET 开关的简化版原理图



# **Table of Contents**


1 特性	1	8.4 Device Functional Modes	8
2 应用		9 Application and Implementation	10
3 说明	1	9.1 Application Information	
4 Revision History		9.2 Typical Application	
5 Pin Configuration and Functions		10 Power Supply Recommendations	
6 Specifications		11 Layout	11
6.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
6.2 ESD Ratings		11.2 Layout Example	12
6.3 Recommended Operating Conditions		12 Device and Documentation Support	13
6.4 Thermal Information		12.1 接收文档更新通知	
6.5 Electrical Characteristics		12.2 支持资源	
6.6 Switching Characteristics		12.3 Trademarks	
7 Parameter Measurement Information		12.4 Electrostatic Discharge Caution	
8 Detailed Description	8	12.5 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	8	Information	13
8.3 Feature Description			
<u> </u>			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision K (June 2021) to Revision L (August 2022)	Page
Updated the Overview section	8
Changes from Revision J (January 2019) to Revision K (June 2021)	Page
• 更新了整个文档中的表格、图和交叉引用的编号格式	1
Changed active low to active high in the Pin Configurations and Functions section to reflect change	
Changes from Revision I (October 2003) to Revision J (January 2019)	Page
• 添加了 <i>器件信息</i> 表、 <i>ESD 等级</i> 表、 <i>特性说明</i> 部分、 <i>器件功能模式、应用和实施</i> 部分、 <i>电布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分。	
Added V <sub>IH</sub> MAX values in the <i>Recommended Operating Conditions</i> table	



# **5 Pin Configuration and Functions**






图 5-1. D, DGV, and PW Package, 14 Pin SOIC, TVSOP, and TSSOP (Top View)

图 5-2. RGY Package, 14 Pin VQFN (Top View)

表 5-1. Pin Functions, D, DGV, PW, RGY

ı	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	TIPE"	DESCRIPTION
1A	2	I/O	Channel 1 input or output
1B	3	I/O	Channel 1 input or output
10E	1	I	Output enable, active high
2A	5	I/O	Channel 2 input or output
2B	6	I/O	Channel 2 input or output
20E	4	I	Output enable, active high
3A	9	I/O	Channel 3 input or output
3B	8	I/O	Channel 3 input or output
30E	10	I	Output enable, active high
4A	12	I/O	Channel 4 input or output
4B	11	I/O	Channel 4 input or output
40E	13	I	Output enable, active high
GND	7	_	Ground
V <sub>CC</sub>	14	Р	Power supply
Thermal Pag	Exposed thermal pad. There is no requirement to solder this pad: if connected, it		Exposed thermal pad. There is no requirement to solder this pad; if connected, it should be left floating or tied to GND.

(1) I = input, O = output, I/O = input and output, P = power






图 5-3. DBQ Package, 16 Pin SSOP (Top View)

表 5-2. Pin Functions, DBQ

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE('')	DESCRIPTION
1A	3	I/O	Channel 1 input or output
1B	4	I/O	Channel 1 input or output
10E	2	I	Output enable, active high
2A	6	I/O	Channel 2 input or output
2B	7	I/O	Channel 2 input or output
20E	5	I	Output enable, active high
3A	11	I/O	Channel 3 input or output
3B	10	I/O	Channel 3 input or output
30E	12	I	Output enable, active high
4A	14	I/O	Channel 4 input or output
4B	13	I/O	Channel 4 input or output
40E	15	I	Output enable, active high
GND	8	_	Ground
NC	9	_	No internal connection
V <sub>CC</sub>	16	Р	Power supply

(1) I = input, O = output, I/O = input and output, P = power

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			- 0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>			- 0.5	4.6	V
I <sub>I/O</sub>	Continuous channel current				128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I/O</sub> < 0			- 50	mA
T <sub>stg</sub>	Storage temperature range			- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
V <sub>IH</sub> High-level control input voltage		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	V <sub>CC</sub>	V
V <sub>IH</sub> High	r light-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		V <sub>CC</sub>	
V	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
V <sub>IL</sub> Low-level control input voltage		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	v
T <sub>A</sub>	Operating free-air temperature		- 40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 6.4 Thermal Information

				SN74CBTLV3126			
	THERMAL METRIC(1)		DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	DBQ (SSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	16 Pins	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	100.6	154.8	123.3	59.6	118.7	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	55.5	64.5	53.0	71.3	66.4	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	56.8	88.4	66.3	35.6	62.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.0	11.1	9.3	4.2	20.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	56.4	87.4	65.7	35.7	61.7	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	16.1	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITI	IONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = - 18 mA				- 1.2	V
I <sub>I</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND				±1	μΑ
I <sub>off</sub>		V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O} = 0$ to 3.6 V				10	μΑ
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	V <sub>I</sub> = V <sub>CC</sub> or GND			10	μΑ
ΔI <sub>CC</sub> (2)	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			300	μА
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				2.5		pF
C <sub>io(OFF)</sub>		V <sub>O</sub> = 3 V or 0,	OE = GND			7		pF
			V <sub>1</sub> = 0	I <sub>I</sub> = 64 mA		5	8	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>1</sub> – 0	I <sub>I</sub> = 24 mA		5	8	
r <sub>on</sub> (3)			V <sub>I</sub> = 1.7 V,	I <sub>I</sub> = 15 mA		27	40	0
I on (5)	,	V <sub>1</sub> = 0	I <sub>I</sub> = 64 mA		5	7	Ω	
		V <sub>CC</sub> = 3 V	V <sub>1</sub> - 0	I <sub>I</sub> = 24 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

- (1) All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.
- (2) This is the increase in supply current for each input that is at the specified voltage level, rather than  $V_{CC}$  or GND.
- (3) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


#### 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see 🛭 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 ± 0.2 V	V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		0.15	-	0.25	ns
t <sub>en</sub>	OE	A or B	1.6	4.5	1.9	4.2	ns
t <sub>dis</sub>	OE	A or B	1.3	4.7	1	4.8	ns


(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


#### 7 Parameter Measurement Information




TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	2 × V <sub>CC</sub>
tPHZ/tPZH	GND


V <sub>CC</sub>	CL	RL	$V_\Delta$
2.5 V ±0.2 V	30 pF	<b>500</b> Ω	0.15 V
3.3 V ±0.3 V	50 pF	<b>500</b> Ω	0.3 V





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.


图 7-1. Load Circuit and Voltage Waveforms

## 8 Detailed Description

#### 8.1 Overview

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low. This device is fully specified for partial-power-down applications using loff. The loff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126 device has isolation during power off. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



# 8.3 Feature Description

The SN74CBTLV3126 features 5- $\Omega$  switch connection between ports, allowing for low signal loss across the switch. Rail-to-rail switching on data I/O allows for full voltage swing outputs. I<sub>off</sub> supports partial-power-down mode operation, protecting the chip from voltages at output ports when it is not powered on. Latch-up performance exceeds 100 mA per JESD 78, Class II.

#### 8.4 Device Functional Modes

#### 8.4.1 Function Table (Each Bus Switch)

表 8-1 provides the truth table for the SN74CBTLV3126.


表 8-1. Truth Table

INPUT OE	FUNCTION
L	Disconnect
Н	A port = B port

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated





3A SW 3E
3OE 10
3OE 12 SW 11 4E
4OE 13

图 8-1. Logic Diagram (Positive Logic)

# 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 9.1 Application Information

One useful application to take advantage of the SN74CBTLV3126 features is isolating various protocols from a possessor or MCU such as JTAG, SPI, or standard GPIO signals. The device provides excellent isolation performance when the device is powered. The added benefit of powered-off protection allows a system to minimize complexity by eliminating the need for power sequencing in hot-swap and live insertion applications.

#### 9.2 Typical Application

#### 9.2.1 Protocol and Signal Isolation




图 9-1. Typical Appliction

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design	Parameters
---------------	------------

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	3.3 V
Input or output signal range	0 V to 3.3 V
Control logic thresholds	1.8 V compatible

Submit Document Feedback

#### 9.2.1.2 Detailed Design Procedure

The SN74CBTLV3126 can operate without any external components except for the supply decoupling capacitors. TI recommends that the digital control pins (OE) be pulled up to  $V_{CC}$  or down to GND to avoid an undesired switch state that could result from the floating pin. All input signals passing through the switch must fall within the *Recommend Operating Conditions* of the SN74CBTLV3126 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. This example can also utilize the Powered-off Protection feature, and the inputs can range from 0 V to 3.3 V when  $V_{DD} = 0$  V.

## 10 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-  $\mu$  F bypass capacitor is recommended. If multiple pins are labeled  $V_{CC}$ , then a 0.01-  $\mu$  F or 0.022-  $\mu$  F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins are tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1-  $\mu$  F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu$  F and 1  $\mu$  F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 11 Layout

#### 11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight, and therefore; some traces must turn corners. 

11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 11-1. Trace Example

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

- Avoid stubs on the high-speed signals traces because they cause signal reflections.
- Route all high-speed signal traces over continuous GND planes, with no interruptions.
- Avoid crossing over anti-etch, commonly found with plane splits.

• When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in 

☐ 11-2.




图 11-2. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

☑ 11-3 shows an example of a PCB layout with the SN74CBTLV3126. Some key considerations are:

Decouple the  $V_{DD}$  pin with a 0.1-  $\mu$  F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the  $V_{DD}$  supply.

High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 11.2 Layout Example




图 11-3. Example Layout

# 12 Device and Documentation Support

#### 12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

# 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com

7-Oct-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
74CBTLV3126DBQRG4	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
74CBTLV3126DBQRG4.A	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
74CBTLV3126DBQRG4.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
74CBTLV3126DGVRG4	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
74CBTLV3126DGVRG4.B	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	CBTLV3126
SN74CBTLV3126DBQR	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
SN74CBTLV3126DBQR.A	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
SN74CBTLV3126DBQR.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
SN74CBTLV3126DGVR	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126DGVR.B	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3126
SN74CBTLV3126DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3126
SN74CBTLV3126DR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3126
SN74CBTLV3126PW	Obsolete	Production	TSSOP (PW)   14	-	-	Call TI	Call TI	-40 to 85	CL126
SN74CBTLV3126PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126PWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126PWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126PWRG4.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126PWRG4.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126
SN74CBTLV3126RGYR	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
SN74CBTLV3126RGYR.A	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126
SN74CBTLV3126RGYR.B	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 2-Nov-2025

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CBTLV3126DBQRG4	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
74CBTLV3126DGVRG4	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CBTLV3126DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN74CBTLV3126DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CBTLV3126DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBTLV3126PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3126PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3126RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 2-Nov-2025




#### \*All dimensions are nominal

Device	Dookses Type	Bookens Drowing	Pins	SPQ	Langth (man)	\A/idth /mama\	Llaimht (mana)
Device	Package Type	Package Drawing	Pins	SPU	Length (mm)	Width (mm)	Height (mm)
74CBTLV3126DBQRG4	SSOP	DBQ	16	2500	353.0	353.0	32.0
74CBTLV3126DGVRG4	TVSOP	DGV	14	2000	353.0	353.0	32.0
SN74CBTLV3126DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
SN74CBTLV3126DGVR	TVSOP	DGV	14	2000	353.0	353.0	32.0
SN74CBTLV3126DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74CBTLV3126PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74CBTLV3126PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74CBTLV3126RGYR	VQFN	RGY	14	3000	353.0	353.0	32.0

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SHRINK SMALL-OUTLINE PACKAGE




#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月