- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V_{CC})
- **Power Off Disables Outputs, Permitting Live Insertion**
- **High-Impedance State During Power Up** and Power Down Prevents Driver Conflict
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V **Using Charged-Device Model, Robotic** Method
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH16240 . . . WD PACKAGE SN74ALVTH16240 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

10E	1	U	48	20E
1Y1 [2		47	1A1
1Y2 [3		46	1A2
GND [4		45	GND
1Y3 [5		44	1A3
1Y4 [6		43	1A4
v _{cc} [7		42	V _{CC}
2Y1 [8		41] 2A1
2Y2 [9		40] 2A2
GND [10		39	GND
2Y3 [11		38	2A3
2Y4 [12		37] 2A4
3Y1 [13		36	3A1
3Y2 [14		35] 3A2
GND [15		34	GND
3Y3 [16		33] 3A3
3Y4 [17		32] 3A4
v _{cc} [18		31] v _{cc}
4Y1 [19		30] 4A1
4Y2 [20		29] 4A2
GND [21		28] GND
4Y3 [22		27] 4A3
4Y4 [23		26] 4 <u>A4</u>
40E	24		25	30E
	_			I

description

The 'ALVTH16240 devices are 16-bit buffers/line drivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated



SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

description (continued)

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16240	96 mA
SN74ALVTH16240	128 mA
Output current in the high state, IO: SN54ALVTH16240	
SN74ALVTH16240	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{Stq}	
5	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	6240	SN74	ALVTH1	6240	UNIT
						MIN	TYP	MAX	UNIT
Vcc	Supply voltage	2.3		2.7	2.3		2.7	V	
VIH	High-level input voltage	1.7		7	1.7			V	
V _{IL}	Low-level input voltage		Z	0.7			0.7	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
loн	High-level output current			1	-6			-8	mA
la.	Low-level output current			5	6			8	mA
lOL	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 kHz			7	18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6240	SN74	ALVTH1	6240	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	3		3.6	3		3.6	V	
VIH	High-level input voltage	2		7	2			V	
V _{IL}	Low-level input voltage		3	0.8			0.8	V	
V _I	Input voltage	0	VCC	5.5	0	Vcc	5.5	V	
IOH	High-level output current			1	-24			-32	mA
la	Low-level output current		2	24			32	mA	
lOL	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 kHz			5	48			64	IIIA
Δt/Δν	Input transition rise or fall rate	Q		10			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate					200			μs/V
TA	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

	ND AMETED	TEST O	ONDITIONS	SN54	ALVTH1	6240	SN74	ALVTH1	6240	LINUT
PA	ARAMETER	TEST	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
٧ıK		$V_{CC} = 2.3 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.	2		V _{CC} -0	.2		
VOH		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8						V
		vCC = 2.3 v	I _{OH} = -8 mA				1.8			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 6 mA			0.4				
VOL		V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V
0_		V(C) = 2.5 V	I _{OL} = 18 mA			0.5				
	Control inputs Data inputs off BHL [‡] BHLO [¶] BHHO [#]		I _{OL} = 24 mA						0.5	
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			<u>\$</u> 10			10	
l _l		ts $V_{CC} = 2.7 \text{ V}$	V _I = 5.5 V		, i	10			10	μΑ
	Data inputs		VI = VCC		27	1			1	
			V _I = 0		1	- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		25				±100	μΑ
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	V _I = 0.7 V		115			115		μΑ
IBHH§		$V_{CC} = 2.3 \text{ V},$	V _I = 1.7 V	Q	-10			-10		μΑ
IBHLO	,¶	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300			300			μΑ
Івнно) [#]	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ
{IEX}		$V{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ
IOZ(PL	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	√ to V _{CC} , = don't care			±100			±100	μΑ
lozh		V _{CC} = 2.7 V	$V_0 = 2.3 \text{ V},$ $V_1 = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ
lozL		V _{CC} = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			-5			-5	μΑ
		V _{CC} = 2.7 V,	Outputs high	1	0.04	0.1		0.04	0.1	
Icc		$I_{\Omega} = 0$,	Outputs low		2.3	4.5		2.3	4.5	mA
		Ly y	Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF
Co		V _{CC} = 2.5 V,	V _O = 2.5 V or 0	1	6			6		pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

Current into an output in the high state when VO > VCC

[★]High-impedance state during power up or power down

SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

D _A	RAMETER	TEST C	ONDITIONS	SN54	ALVTH1	6240	SN74	ALVTH1	6240	UNIT	
PA	RAWEIER	lesi C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNII	
VIK		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2			
Vон		VCC = 3 V	I _{OH} = -24 mA	2						V	
		ACC = 2 A	I _{OH} = -32 mA				2				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA	T		0.2			0.2		
			I _{OL} = 16 mA	T					0.4		
\ \/ ~ .			I _{OL} = 24 mA			0.5				V	
VOL		V _{CC} = 3 V	I _{OL} = 32 mA						0.5	V	
			I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
	Control in musta	V _{CC} = 3.6 V,	V _I = V _{CC} or GND			<u>\$</u> ±1			±1		
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V		- 3	10			10		
l _l	Data inputs		V _I = 5.5 V		D. D.	10			10	μΑ	
		vec $V_{CC} = 3.6 \text{ V}$	VI = VCC		1	1			1		
			V _I = 0		2	-5			-5		
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V		5				±100	μΑ	
I _{BHL} ‡		V _{CC} = 3 V,	V _I = 0.8 V	75			75			μА	
I _{BHH} §		V _{CC} = 3 V,	V _I = 2 V	-75			-75			μΑ	
IBHLO	Ī	V _{CC} = 3.6 V,	V _I = 0 to V _C C	500			500			μΑ	
Івнно		V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	-500			-500			μΑ	
I _{EX}		V _{CC} = 3 V,	V _O = 5.5 V			125		•	125	μΑ	
loz(PU	//PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	v to V _{CC} , don't care			±100			±100	μА	
			V _O = 3 V,	+-							
IOZH		VCC = 3.6 V	$V_{I} = 0.8 \text{ V or } 2 \text{ V}$			5			5	μΑ	
			$V_{O} = 0.5 \text{ V},$	+							
IOZL		V _{CC} = 3.6 V	$V_{I} = 0.8 \text{ V or } 2 \text{ V}$			-5			- 5	μΑ	
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1		
Icc		$I_0 = 0$,	Outputs low		3.2	5.5		3.2	5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled	1	0.07	0.1		0.07	0.1		
∆lcc□		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or				0.4			0.4	mA	
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0	1	3.5			3.5		pF	
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0	T	6			6		pF	
_	al values are at \	CC = 3.3 V T _A = 25°C						-		· ·	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[□]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $[\]P$ An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

^{*}High-impedance state during power up or power down


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16240	SN74ALVT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	ONIT
t _{PLH}	۸	V	1 4 3.8	1	3.7	ns
^t PHL	А	ı ı	1 💯 3.6	1	3.5	115
^t PZH	ŌĒ		1, 5.4	1	5.3	ns
^t PZL	OE	Ĭ	4.3	1	4.2	115
^t PHZ	ŌĒ	V	3 1 4.8	1	4.7	ns
t _{PLZ}	OE	'	1 3.6	1	3.5	115

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH1	6240	SN74ALVTI	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT	
tPLH	А	V	1 3	3.4	1	3.3	ns	
t _{PHL}	A	'	1 4	3.3	1	3.2	115	
^t PZH	<u>OE</u>	V	1,0	3.8	1	3.7	ns	
tPZL	OE	Ť	3	3.2	1	3.1	115	
^t PHZ	ŌĒ	V	P.4	5.1	1.5	5	ns	
t _{PLZ}	OE .	!	1.4	4.2	1.5	4.1	113	

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Ī	Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
							(4)	(5)		
	SN74ALVTH16240GR	Obsolete	Production	TSSOP (DGG) 48	-	-	Call TI	Call TI	-40 to 85	ALVTH16240

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025