SN74ALS156 DECODER/DEMULTIPLEXER WITH OPEN-COLLECTOR OUTPUTS

SDAS099C - JUNE 1986 - REVISED MAY 1996

| Applications:Dual 2-Line to 4-Line Decoder | D OR N PACKAGE (TOP VIEW) | | | | |
|--|--|--|--|--|--|
| - Dual 1-Line to 4-Line Demultiplexer | 101 | J.,, | | | |
| 3-Line to 8-Line Decoder1-Line to 8-Line Demultiplexer | 1 <u>C</u> <u> </u> 1 1 <u>G</u> <u> </u> 2 | 16 V <u>C</u> C 15 2C | | | |
| Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words | B [] 3 1Y3 [] 4 | 14 2G 13 A | | | |
| Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs | 1Y2 5 1Y1 6 1Y0 7 GND 8 | 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | | |

description

One of the main applications of the SN74ALS156 is as a dual 1-line to 4-line decoder/demultiplexer with individual strobes (\overline{G}) and common binary-address inputs in a single 16-pin package. When both sections are enabled, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit enabling or disabling each of the 4-bit sections, as desired.

Data applied to input 1C is inverted at its outputs and data applied at input $2\overline{C}$ is not inverted through its outputs. The inverter following the 1C data input permits use of the SN74ALS156 as a 3-line to 8-line demultiplexer without external gating. All inputs are clamped with high-performance Schottky diodes to suppress line ringing and simplify system design.

The SN74ALS156 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

2-LINE TO 4-LINE DECODER OR 1-LINE TO 4-LINE DEMULTIPLEXER

| | I | NPUTS | | OUTPUTS | | | | |
|-----|-----|--------|------|---------|------|------|-----|--|
| SEL | ECT | STROBE | DATA | | 0011 | 2015 | | |
| В | Α | 1G | 1C | 1Y0 | 1Y1 | 1Y2 | 1Y3 | |
| Х | Χ | Н | Х | Н | Н | Н | Н | |
| L | L | L | Н | L | Н | Н | Н | |
| L | Н | L | Н | Н | L | Н | Н | |
| Н | L | L | Н | Н | Н | L | Н | |
| Н | Н | L | Н | Н | Н | Н | L | |
| Х | Χ | Х | L | Н | Н | Н | Н | |

2-LINE TO 4-LINE DECODER OR **1-LINE TO 4-LINE DEMULTIPLEXER**

| | I | NPUTS | | OUTPUTS | | | | |
|-----|-----|--------|------|---------|------|------|-----|--|
| SEL | ECT | STROBE | DATA | | 0011 | 2015 | | |
| В | Α | 2G | 2C | 2Y0 | 2Y1 | 2Y2 | 2Y3 | |
| Х | Χ | Н | Х | Н | Н | Н | Н | |
| L | L | L | L | L | Н | Н | Н | |
| L | Н | L | L | Н | L | Н | Н | |
| Н | L | L | L | Н | Н | L | Н | |
| Н | Н | L | L | Н | Н | Н | L | |
| Х | Χ | Х | Н | Н | Н | Н | Н | |

3-LINE TO 8-LINE DECODER OR **1-LINE TO 8-LINE DEMULTIPLEXER**

| | INF | UTS | | | | | OUT | PUTS | | | |
|--------|-----|--------------|------------|-----|-----|-----|-----|------|-----|-----|-----|
| SELECT | | STROBE OR | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
| ct | В | Α | DATA G‡ | 2Y0 | 2Y1 | 2Y2 | 2Y3 | 1Y0 | 1Y1 | 1Y2 | 1Y3 |
| Х | Х | Χ | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| L | L | L | L | L | Н | Н | Н | L | Н | Н | Н |
| L | L | Н | L | Н | L | Н | Н | Н | L | Н | Н |
| L | Н | L | L | Н | Н | L | Н | Н | Н | Н | Н |
| L | Н | Н | L | Н | Н | Н | L | Н | Н | Н | Н |
| Н | L | L | L | Н | Н | Н | Н | L | Н | Н | Н |
| Н | L | Н | L | Н | Н | Н | Н | Н | L | Н | Н |
| Н | Н | L | L | Н | Н | L | Н | Н | Н | L | Н |
| Н | Н | Н | L | Н | Н | Н | L | Н | Н | Н | L |



[†] \underline{C} = inputs 1 \underline{C} and 2 $\underline{\overline{C}}$ connected together ‡ \overline{G} = inputs 1 \overline{G} and 2 \overline{G} connected together


SDAS099C - JUNE 1986 - REVISED MAY 1996

logic symbols[†] (alternatives)


2-LINE TO 4-LINE DECODER

X/Y 7 0 α ♀ 1Y0 2 6 1<u>G</u> 1 α ◊ 1Y1 ΕN 1 5 1C 2 α ◊ 1Y2 4 13 3 α ◊ 1Y3 9 3 0 β ♀ 2Y0 В 2 10 1 β ◊ 2Y1 11 14 & 2G 2 β ♀ 2Y2 15 12 ΕN 2<u>C</u> 3 β ☆ 2Y3


1-LINE TO 4-LINE DEMULTIPLEXER



3-LINE TO 8-LINE DECODER




1-LINE TO 8-LINE DEMULTIPLEXER



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDAS099C - JUNE 1986 - REVISED MAY 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} | 7 V |
|--|-------------|
| Input voltage, V _I | 7 V |
| Operating free-air temperature range, T _A | |
| Storage temperature range, T _{stg} | °C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|----------|--------------------------------|-----|-----|-----|------|
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | V |
| Vон | High-level output voltage | | | 5.5 | V |
| lOL | Low-level output current | | | 8 | mA |
| TA | Operating free-air temperature | 0 | | 70 | °C |



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CON | IDITIONS | MIN | TYP [†] | MAX | UNIT |
|-----------------|--------------------------|--------------------------|-----|------------------|------|------|
| VIK | $V_{CC} = 4.5 V,$ | $I_{I} = -18 \text{ mA}$ | | | -1.5 | V |
| ,, | V 45V | $I_{OL} = 4 \text{ mA}$ | | 0.25 | 0.4 | ., |
| VOL | $V_{CC} = 4.5 \text{ V}$ | $I_{OL} = 8 \text{ mA}$ | | 0.35 | 0.5 | V |
| IOH | $V_{CC} = 4.5 V$, | V _{OH} = 5.5 V | | | 0.1 | mA |
| l _l | $V_{CC} = 5.5 V$, | V _I = 7 V | | | 0.1 | mA |
| IIH | $V_{CC} = 5.5 V,$ | V _I = 2.7 V | | | 20 | μΑ |
| I _{IL} | $V_{CC} = 5.5 V,$ | V _I = 0.4 V | | | -0.1 | μΑ |
| ICCL | V _{CC} = 5.5 V | | | 5 | 9 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 4.5 C _L = 50 pl R _L = 500 s T _A = MIN s | UNIT | |
|------------------|---------------------------------|----------------|---|---------------|----|
| t _{PLH} | | | 7 | MAX 55 | |
| ^t PHL | A, B | 1Y, 2Y | 6 | 25 | ns |
| t _{PLH} | 40 | 477 | 7 | 50 | ns |
| t _{PHL} | 1C | 1Y | 6 | 23 | |
| ^t PLH | 1 <u>G</u> | 1Y | 7 | 38 | |
| ^t PHL | 16 | 1 Y | 6 | 22 | ns |
| ^t PLH | 2 C , 2 G | 2Y | 7 | 38 | ne |
| ^t PHL | 20, 2G | Δ1 | 6 | 22 | ns |

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{\Gamma} = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN74ALS156D | Obsolete | Production | SOIC (D) 16 | - | - | Call TI | Call TI | 0 to 70 | ALS156 |
| SN74ALS156DR | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS156 |
| SN74ALS156DR.A | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS156 |
| SN74ALS156DRE4 | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS156 |
| SN74ALS156N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS156N |
| SN74ALS156N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS156N |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ALS156DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

www.ti.com 23-May-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| SN74ALS156DR | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74ALS156N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS156N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS156N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS156N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025