

SNx4AHCT14 六路施密特触发反相器

1 特性

- 输入兼容 TTL 电压
- 闩锁性能超过 250mA，符合 JESD 17 规范
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 带电器件模型 (C101)
- 对于符合 MIL-PRF-38535 标准的产品，所有参数均经过测试，除非另外注明。对于所有其他产品，生产流程不一定包含对所有参数的测试。

2 应用

- 服务器
- 网络交换机
- 电信基础设施
- 测试和测量


3 说明

SNx4AHCT14 器件包含六个独立的反相器。这些器件执行布尔函数 $Y = \bar{A}$ 。

器件信息

| 器件型号 | 额定值 | 封装 ⁽¹⁾ |
|-------------------|-----|--------------------|
| SN54AHCT14 | 军用 | J (CDIP , 14) |
| | | W (CFP , 14) |
| | | FK (LCCC , 20) |
| SN74AHCT14 | 商用级 | D (SOIC , 14) |
| | | DB (SSOP , 14) |
| | | DGV (TVSOP , 14) |
| | | N (PDIP , 14) |
| | | NS (SOP , 14) |
| | | PW (TSSOP , 14) |
| | | RGY (VQFN , 14) |
| BQA (WQFN , 14) | | |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化版原理图



Table of Contents

| | | | |
|---|---|---|-----------|
| 1 特性..... | 1 | 8.2 Functional Block Diagram..... | 9 |
| 2 应用..... | 1 | 8.3 Feature Description..... | 9 |
| 3 说明..... | 1 | 8.4 Device Functional Modes..... | 9 |
| 4 Revision History..... | 2 | 9 Application and Implementation..... | 10 |
| 5 Pin Configuration and Functions..... | 3 | 9.1 Application Information..... | 10 |
| 6 Specifications..... | 4 | 9.2 Typical Application..... | 10 |
| 6.1 Absolute Maximum Ratings..... | 4 | 9.3 Power Supply Recommendations..... | 11 |
| 6.2 Handling Ratings..... | 4 | 9.4 Layout..... | 11 |
| 6.3 Recommended Operating Conditions..... | 4 | 10 Device and Documentation Support..... | 13 |
| 6.4 Thermal Information..... | 5 | 10.1 Documentation Support..... | 13 |
| 6.5 Electrical Characteristics..... | 5 | 10.2 接收文档更新通知..... | 13 |
| 6.6 Switching Characteristics..... | 6 | 10.3 支持资源..... | 13 |
| 6.7 Noise Characteristics..... | 6 | 10.4 Trademarks..... | 13 |
| 6.8 Operating Characteristics..... | 6 | 10.5 静电放电警告..... | 13 |
| 6.9 Typical Characteristics..... | 7 | 10.6 术语表..... | 13 |
| 7 Parameter Measurement Information..... | 8 | 11 Mechanical, Packaging, and Orderable Information..... | 13 |
| 8 Detailed Description..... | 9 | | |
| 8.1 Overview..... | 9 | | |

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision S (June 2023) to Revision T (October 2023) | Page |
|--|------|
| • Updated $R_{\theta JA}$ values: D = 101.2 to 124.5, PW = 129.9 to 147.7; Updated D and PW packages for $R_{\theta JC(top)}$, $R_{\theta JB}$, Ψ_{JT} , Ψ_{JB} , and $R_{\theta JC(bot)}$, all values in $^{\circ}C/W$ | 5 |
| Changes from Revision R (September 2022) to Revision S (June 2023) | Page |
| • 添加了 器件信息 表..... | 1 |
| Changes from Revision Q (June 2014) to Revision R (September 2022) | Page |
| • 更新了整个文档中的表格、图和交叉参考的编号格式..... | 1 |
| • Changed Cpd specification from 112 pF to 12 pF due to typo..... | 6 |
| • Updated the <i>Detailed Design Procedure</i> section..... | 10 |

5 Pin Configuration and Functions




图 5-1. SN54AHCT14 J or W Package,
14-Pin CDIP or CFP

SN74AHCT14 D, DB, DGV, N, NS, or PW Package,
14-Pin SOIC, SSOP, TVSOP, PDIP, SOP, or TSSOP
(Top View)





图 5-2. SN74AHCT14 RGY or BQA Package, 14-Pin
VQFN or WQFN (Top View)



NC - No internal connection

图 5-3. SN54AHCT14 FK Package, 20-Pin LCCC (Top View)

表 5-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|------|-----|---------------------|-------------|
| NAME | NO. | | |
| 1A | 1 | I | 1A1 |
| 1Y | 2 | O | 1Y1 |
| 2A | 3 | I | 2A1 |
| 2Y | 4 | O | 2Y1 |
| 3A | 5 | I | 3A1 |
| 3Y | 6 | O | 3Y1 |
| GND | 7 | — | Ground pin |
| 4Y | 8 | O | 4Y1 |
| 4A | 9 | I | 4A1 |
| 5Y | 10 | O | 5Y1 |
| 5A | 11 | I | 5A1 |
| 6Y | 12 | O | 6Y1 |
| 6A | 13 | I | 6A1 |
| VCC | 14 | — | Power pin |

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT | |
|---|-------------------------------------|--|-----------------------|------|----|
| V _{CC} | Supply voltage range | - 0.5 | 7 | V | |
| V _I | Input voltage range ⁽²⁾ | - 0.5 | 7 | V | |
| V _O | Output voltage range ⁽²⁾ | - 0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | V _I < 0 | | - 20 | mA |
| I _{OK} | Output clamp current | V _O < 0 or V _O > V _{CC} | | ±20 | mA |
| I _O | Continuous output current | V _O = 0 to V _{CC} | | ±25 | mA |
| Continuous current through V _{CC} or GND | | | | ±50 | mA |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 Handling Ratings

| | | MIN | MAX | UNIT |
|--------------------|---------------------------|--|------|------|
| T _{stg} | Storage temperature range | - 65 | 150 | °C |
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | | |
| | | 0 | 2000 | |
| | | 0 | 1000 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | SN54AHCT14 | | SN74AHCT14 | | UNIT |
|-----------------|--------------------------------|------------|-----------------|------------|-----------------|------|
| | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _I | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| V _O | Output voltage | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | - 8 | | - 8 | | mA |
| I _{OL} | Low-level output current | 8 | | 8 | | mA |
| T _A | Operating free-air temperature | - 55 | 125 | - 40 | 125 | °C |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI Application Report, *Implications of Slow or Floating CMOS Inputs*, (SCBA004).

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | SN74AHCT14 | | | | | | | | UNIT |
|-------------------------------|--|------------|-------|-------|------|------|-------|------|------|------|
| | | D | DGV | DB | N | NS | PW | RGY | BQA | |
| | | 14 PINS | | | | | | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 124.5 | 138.7 | 113.1 | 61.1 | 98.6 | 147.7 | 63.7 | 88.3 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 78.8 | 60.6 | 65.6 | 48.0 | 54.1 | 77.4 | 77.6 | 90.9 | |
| R _{θJB} | Junction-to-board thermal resistance | 81 | 71.8 | 60.4 | 41.0 | 57.4 | 90.9 | 39.7 | 56.8 | |
| ψ _{JT} | Junction-to-top characterization parameter | 37 | 10.6 | 25.5 | 32.4 | 19.6 | 27.2 | 5.7 | 9.9 | |
| ψ _{JB} | Junction-to-board characterization parameter | 80.6 | 71.1 | 59.9 | 40.9 | 57.0 | 90.2 | 39.9 | 56.7 | |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | N/A | 19.9 | 33.4 | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, (SPRA953).

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | | SN54AHCT14 | | SN74AHCT14 | | UNIT |
|---|--|-----------------|-----------------------|-----|------|------------|-------------------|------------|------|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V _{T+} Positive-going input threshold voltage | | 4.5 V | 0.9 | | 1.9 | 0.9 | 1.9 | 0.9 | 1.9 | V |
| | | 5.5 V | 1 | | 2.1 | 1 | 2.1 | 1 | 2.1 | |
| V _{T-} Negative-going input threshold voltage | | 4.5 V | 0.5 | | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | V |
| | | 5.5 V | 0.6 | | 1.7 | 0.6 | 1.7 | 0.6 | 1.7 | |
| ΔV _T Hysteresis (V _{T+} - V _{T-}) | | 4.5 V | 0.4 | | 1.4 | 0.4 | 1.4 | 0.4 | 1.4 | V |
| | | 5.5 V | 0.4 | | 1.5 | 0.4 | 1.5 | 0.4 | 1.5 | |
| V _{OH} | I _{OH} = -50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| | I _{OH} = -8 mA | | 3.94 | | | 3.8 | | 3.8 | | |
| V _{OL} | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| | I _{OL} = 8 mA | | | | 0.36 | | 0.44 | | 0.44 | |
| I _I | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 ⁽¹⁾ | | ±1 | μA |
| I _{CC} | V _I = V _{CC} or GND I _O = 0 | 5.5 V | | | 2 | | 20 | | 20 | μA |
| ΔI _{CC} ⁽²⁾ | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | | 1.5 | mA |
| C _i | V _I = V _{CC} or GND | 5 V | | 2 | 10 | | | | 10 | pF |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $T_A = 25^\circ\text{C}$ | | | SN54AHCT14 | | SN74AHCT14 | | UNIT |
|-----------|-----------------|----------------|----------------------|--------------------------|------------------|------------------|------------------|------------------|------------|-----|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t_{PLH} | A | Y | $C_L = 15\text{ pF}$ | | 4 ⁽¹⁾ | 7 ⁽¹⁾ | 1 ⁽¹⁾ | 8 ⁽¹⁾ | 1 | 8 | ns |
| t_{PHL} | | | | 4 ⁽¹⁾ | 7 ⁽¹⁾ | 1 ⁽¹⁾ | 8 ⁽¹⁾ | 1 | 8 | | |
| t_{PLH} | A | Y | $C_L = 50\text{ pF}$ | | 5.5 | 8 | 1 | 9 | 1 | 9 | ns |
| t_{PHL} | | | | 5.5 | 8 | 1 | 9 | 1 | 9 | | |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Noise Characteristics

$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ ⁽¹⁾

| PARAMETER | | SN74AHCT14 | | | UNIT |
|-------------|--|------------|------|-----|------|
| | | MIN | TYP | MAX | |
| $V_{OL(P)}$ | Quiet output, maximum dynamic V_{OL} | | 0.9 | | V |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V_{OL} | | -0.7 | | V |
| $V_{OH(V)}$ | Quiet output, minimum dynamic V_{OH} | | 4.3 | | V |
| $V_{IH(D)}$ | High-level dynamic input voltage | 2.1 | | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.5 | V |

(1) Characteristics are for surface-mount packages only.

6.8 Operating Characteristics

$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|-----------|-------------------------------|-----------------------------|-----|------|
| C_{pd} | Power dissipation capacitance | No load, $f = 1\text{ MHz}$ | 12 | pF |

6.9 Typical Characteristics

One common misconception is that the current consumption will be less when switching a slow signal into a Schmitt trigger. This is partly true because the Schmitt trigger prevents oscillation which can draw a lot of current; however, you will see higher I_{CC} current due to the amount of time the input is not at the rail. This is Delta I_{CC} . Delta I_{CC} is where the inputs are not at the rails and upper or lower drive transistors are partially on. 图 6-1 shows I_{CC} across the input voltage sweep.





图 6-1. Supply Current vs Input Voltage

7 Parameter Measurement Information



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.
 E. All parameters and waveforms are not applicable to all devices.


图 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SNx4AHCT14 devices contain six independent inverters. These devices perform the Boolean function $Y = \bar{A}$. Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive-going (V_{T+}) and for negative-going (V_{T-}) signals.

8.2 Functional Block Diagram



8.3 Feature Description

- Inputs are TTL-Voltage compatible
- Inputs accept very slow or noisy inputs

8.4 Device Functional Modes

表 8-1. Function Table
(Each Inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| H | L |
| L | H |

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

Schmitt triggers should be used anytime you need to translate a sign wave into a square wave, or used where a slow or noisy input needs to be sped up or cleaned up as in the switch de-bouncer circuit.

9.2 Typical Application




图 9-1. Switch De-Bouncer Using Schmitt Trigger Inverter

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the [Recommended Operating Conditions](#) table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}


9.2.3 Application Curves

Schmitt triggers should be used any time you need to

1. Change a sign wave into a square wave.



2. Have noisy signals that need to be cleaned up



3. Have slow edges that need to be converted to fast edges.




图 9-2. Typical Application Curves

9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μf is recommended. If there are multiple VCC pins, 0.01 μf or 0.022 μf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μf and 1 μf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. 图 9-3 shows the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IO's so they cannot float when disabled.

9.4.2 Layout Example




图 9-3. Layout Diagram

10 Device and Documentation Support

10.1 Documentation Support

10.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|--|
| 5962-9680101Q2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9680101Q2A SNJ54AHCT 14FK |
| 5962-9680101QCA | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QC A SNJ54AHCT14J |
| 5962-9680101QDA | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QD A SNJ54AHCT14W |
| 5962-9680101VCA | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101VC A SNV54AHCT14J |
| 5962-9680101VCA.A | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101VC A SNV54AHCT14J |
| 5962-9680101VDA | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101VD A SNV54AHCT14W |
| 5962-9680101VDA.A | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101VD A SNV54AHCT14W |
| SN74AHCT14BQAR | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14BQAR.A | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14D | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 125 | AHCT14 |
| SN74AHCT14DBR | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB14 |
| SN74AHCT14DBR.A | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB14 |
| SN74AHCT14DGVR | Active | Production | TVSOP (DGV) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB14 |
| SN74AHCT14DGVR.A | Active | Production | TVSOP (DGV) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB14 |
| SN74AHCT14DGVRE4 | Active | Production | TVSOP (DGV) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB14 |
| SN74AHCT14DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14DR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14N | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | SN74AHCT14N |

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|--------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|-------------------------------------|
| SN74AHCT14N.A | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | SN74AHCT14N |
| SN74AHCT14NSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14NSR.A | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT14 |
| SN74AHCT14PW | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 125 | HB14 |
| SN74AHCT14PWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | HB14 |
| SN74AHCT14PWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB14 |
| SN74AHCT14RGYR | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | HB14 |
| SN74AHCT14RGYR.A | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | HB14 |
| SNJ54AHCT14FK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101Q2A SNJ54AHCT14FK |
| SNJ54AHCT14FK.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101Q2A SNJ54AHCT14FK |
| SNJ54AHCT14J | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QC A SNJ54AHCT14J |
| SNJ54AHCT14J.A | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QC A SNJ54AHCT14J |
| SNJ54AHCT14W | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QD A SNJ54AHCT14W |
| SNJ54AHCT14W.A | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9680101QD A SNJ54AHCT14W |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT14, SN54AHCT14-SP, SN74AHCT14 :

- Catalog : [SN74AHCT14](#), [SN54AHCT14](#)
- Enhanced Product : [SN74AHCT14-EP](#), [SN74AHCT14-EP](#)
- Military : [SN54AHCT14](#)
- Space : [SN54AHCT14-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74AHCT14BQAR | WQFN | BQA | 14 | 3000 | 180.0 | 12.4 | 2.8 | 3.3 | 1.1 | 4.0 | 12.0 | Q1 |
| SN74AHCT14DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74AHCT14DGVR | TVSOP | DGV | 14 | 2000 | 330.0 | 12.4 | 6.8 | 4.0 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74AHCT14DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74AHCT14NSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.1 | 10.4 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHCT14PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74AHCT14RGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHCT14BQAR | WQFN | BQA | 14 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74AHCT14DBR | SSOP | DB | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT14DGVR | TVSOP | DGV | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT14DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74AHCT14NSR | SOP | NS | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT14PWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT14RGYR | VQFN | RGY | 14 | 3000 | 353.0 | 353.0 | 32.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9680101Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9680101QDA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| 5962-9680101VDA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| 5962-9680101VDA.A | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74AHCT14N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74AHCT14N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74AHCT14N.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74AHCT14N.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54AHCT14FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT14FK.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT14W | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| SNJ54AHCT14W.A | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

BQA 14

WQFN - 0.8 mm max height

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


BQA0014A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224636/A 11/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

BQA0014A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 88% PRINTED COVERAGE BY AREA
 SCALE: 20X

4224636/A 11/2018

NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14

DB0014A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT

DB0014A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220762/A 05/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0014A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220762/A 05/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229370VA\

J 14

GENERIC PACKAGE VIEW
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040083-5/G

J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

EXAMPLE BOARD LAYOUT

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 5X




4214771/A 05/2017

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - D The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

PW0014A



PACKAGE OUTLINE
TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RGY 14

VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231541/A


RGY0014A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4219040/A 09/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4219040/A 09/2015

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4219040/A 09/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月