









SN74AHC595-Q1

ZHCSTZ9E - AUGUST 2003 - REVISED APRIL 2024

SN74AHC595-Q1 具有三态输出寄存器的汽车类 8 位移位寄存器

1 特性

- 符合汽车应用要求
- 工作范围为 2V 至 5.5V V_{CC}
- 8 位串行输入、并行输出移位寄存器
- 移位寄存器具有直接清除功能

2 应用

- 启用或禁用数字信号
- 控制指示灯 LED
- 通信模块和系统控制器之间的转换


3 说明

SN74AHC595 包含一个可对 8 位 D 类存储寄存器进行 馈送的8位串行输入、并行输出移位寄存器。

封装信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 ⁽²⁾ | 本体尺寸 ⁽³⁾ |
|---------------|-------------------|---------------------|---------------------|
| SN74AHC595-Q1 | BQB (WQFN , 16) | 3.5mm x 2.5mm | 3.5mm x 2.5mm |
| | PW (TSSOP , 16) | 5.00mm x 6.40mm | 5.00mm x 4.4mm |

- 如需了解更多信息,请参阅第 11 节。 (1)
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)
- (3) 本体尺寸(长×宽)为标称值,不包括引脚。



逻辑图(正逻辑)

English Data Sheet: SCLS537



Table of Contents

| 1 特性 1 | 7.1 Overview | 10 |
|---|---|------------------|
| 2 应用 1 | 7.2 Functional Block Diagram | 10 |
| | 7.3 Device Functional Modes | <mark>1</mark> 1 |
| 4 Pin Configuration and Functions3 | 8 Application and Implementation | 12 |
| 5 Specifications4 | 8.1 Power Supply Recommendations | 12 |
| 5.1 Absolute Maximum Ratings4 | 8.2 Layout | 12 |
| 5.2 Recommended Operating Conditions4 | 9 Device and Documentation Support | 13 |
| 5.3 Thermal Information5 | 9.1 Document Support (Analog) | 13 |
| 5.4 Electrical Characteristics6 | 9.2 接收文档更新通知 | 13 |
| 5.5 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$ | 9.3 支持资源 | 13 |
| 5.6 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 6 | 9.4 Trademarks | |
| 5.7 Timing Diagrams7 | 9.5 静电放电警告 | 13 |
| 5.8 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V8 | 9.6 术语表 | |
| 5.9 Switching Characteristics, V _{CC} = 5 V ± 0.5 V8 | 10 Revision History | |
| 6 Parameter Measurement Information9 | 11 Mechanical, Packaging, and Orderable | |
| 7 Detailed Description10 | Information | 14 |
| • | | |



4 Pin Configuration and Functions




图 4-1. PW Package, 16-PIN TSSOP (Top View)




图 4-2. BQB Package, 16-Pin WQFN (Top View)

表 4-1. Pin Functions

| | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|-----------------|-----|---------------------|-------------------------------|
| NAME | NO. | I I PE(*) | DESCRIPTION |
| Q _B | 1 | 0 | Q _B Output |
| Q _C | 2 | 0 | Q _C Output |
| Q_D | 3 | 0 | Q _D Output |
| Q _E | 4 | 0 | Q _E Output |
| Q _F | 5 | 0 | Q _F Output |
| Q_G | 6 | 0 | Q _G Output |
| Q _H | 7 | 0 | Q _H Output |
| GND | 8 | G | Ground Pin |
| Q _{H'} | 9 | 0 | Q _H Output |
| SRCLR | 10 | I | SRCLR Input |
| SRCLK | 11 | I | SRCLK Input |
| RCLK | 12 | I | RCLK Input |
| ŌĒ | 13 | I | Output Enable Pin. Active LOW |
| SER | 14 | I | SER Input |
| Q _A | 15 | 0 | Q _A Output |
| V _{CC} | 16 | Р | Power Pin |

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|--|-------|-----------------------|------|
| V _{CC} | Supply voltage range | | - 0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | | - 0.5 | 7 | V |
| Vo | Output voltage range ⁽²⁾ | | - 0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | (V _I < 0) | | - 20 mA | mA |
| I _{OK} | Output clamp current | $(V_O < 0 \text{ or } V_O > V_{CC})$ | | ±20 mA | mA |
| Io | Continuous output current | $(V_O = 0 \text{ to } V_{CC})$ | | ±25 mA | mA |
| | Continuous current through V _{CC} of | ontinuous current through V _{CC} or GND | | ±75 mA | mA |
| T _{stg} | Storage temperature range | | - 65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|--|---------------------------------------|---|------|-----------------|------|
| V _{CC} | Supply voltage | | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | |
| V _{IH} F V _{IL} L V _I II V _O C I _{OH} F | High-level input voltage | V _{CC} = 3 V | 2.1 | | V |
| | | V _{CC} = 5.5 V | 3.85 | | |
| | | V _{CC} = 2 V | | 0.5 | |
| V _{IL} | Low-level input voltage | V _{CC} = 3 V | | 0.9 | V |
| | | V _{CC} = 5.5 V | | 1.65 | |
| VI | Input voltage | , | 0 | 5.5 | V |
| Vo | Output voltage | | 0 | V _{CC} | V |
| | | V _{CC} = 2 V | | - 50 | μА |
| I _{OH} | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | - 4 | Л |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | - 8 | mA |
| | | V _{CC} = 2 V | | 50 | μА |
| V _{IH} | Low-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 4 | Л |
| | | $V_{CC} = 2 \text{ V} $ $V_{CC} = 3 \text{ V} $ $V_{CC} = 5.5 \text{ V} $ $V_{CC} = 2 \text{ V} $ $V_{CC} = 3 \text{ V} $ $V_{CC} = 3 \text{ V} $ $V_{CC} = 5.5 \text{ V} $ 0 0 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} $ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} $ | | 8 | mA |
| | loon the transition of a suffell make | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 100 | N/ |
| Δt/ΔV | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | ns/V |
| Δt/Δv li | | I-suffix devices | - 40 | 85 | °C |
| IA | Operating free-air temperature | Q-suffix devices | - 40 | 125 | C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Product Folder Links: SN74AHC595-Q1

提交文档反馈

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.3 Thermal Information

| THERMAL METRIC(1) | BQB (WQFN) | PW (TSSOP) | UNIT |
|--|-----------------|------------|------|
| THERMAL METRIO | 16 PINS 16 PINS | | ONII |
| R _{0 JA} Junction-to-ambient thermal resistance | 91.8 | 135.9 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

English Data Sheet: SCLS537



5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V | Τ _Α | = 25°C | | MIN | MAX | UNIT |
|-----------------|---|-----------------|----------------|--------|-------|--------|-------|------|
| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | IVIIIN | IVIAA | ONII |
| | | 2 V | 1.9 | 2 | | 1.9 | | |
| | I _{OH} = -50 μ A | 3 V | 2.9 | 3 | | 2.9 | | |
| V _{OH} | | 4.5 V | 4.4 | 4.5 | | 4.4 | | V |
| | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | | | 2.48 | | |
| | I _{OH} = -8 mA | 4.5 V | 3.94 | | | 3.8 | | |
| | | 2 V | | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μ A | 3 V | | , | 0.1 | | 0.1 | |
| V _{OL} | | 4.5 V | | | 0.1 | | 0.1 | V |
| | I _{OL} = 4 mA | 3 V | | | 0.36 | | 0.44 | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | |
| I ₁ | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 | μА |
| l _{oz} | $Q_A - Q_H$, $V_I = V_{CC}$ or GND, $V_O = V_{CC}$ or GND, $\overline{OE} = V_{IH}$ or V_{IL} | 5.5 V | | | ±0.25 | | ±10 | μА |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 5.5 V | | | 4 | | 40 | μА |
| C _i | V _I = V _{CC} or GND | 5 V | | 3 | 10 | | 10 | pF |
| Co | V _O = V _{CC} or GND | 5 V | | 5.5 | | | | pF |

5.5 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

 V_{CC} = 3.3 V ± 0.3 V, over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | | | T _A = 2 | 5°C | MIN | MAX | UNIT |
|-----------------|----------------|--------------------------------------|--------------------|-----|--------|-------|------|
| | | | MIN | MAX | IVIIIV | IVIAA | UNIT |
| | | SRCLK high or low | 5.5 | | 6.5 | | |
| t _w | Pulse duration | RCLK high or low | 5.5 | | 6.5 | | ns |
| | | SRCLR low | 5 | | 6 | | |
| | | SER before SRCLK † | 3.5 | | 4.5 | | |
| | Catua tima | SRCLK † before RCLK † (1) | 8 | | 9.5 | | |
| t _{su} | Setup time | SRCLR low before RCLK ↑ | 8 | | 10 | | ns |
| | | SRCLR high (inactive) before SRCLK † | 3 | | 4 | | |
| t _h | Hold time | SER after SRCLK ↑ | 1.5 | | 2.5 | | ns |

⁽¹⁾ This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

5.6 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

 V_{CC} = 5 V ± 0.5 V, over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | | | T _A = 2 | T _A = 25°C | MIN | MAX | UNIT |
|-------------------------------|------------------|-------------------|--------------------|-----------------------|--------|-------|------|
| | | | MIN | MAX | IVIIIV | IVIAA | ONT |
| t _w Pulse duration | | SRCLK high or low | 5 | | 6 | | |
| | RCLK high or low | 5 | | 6 | | ns | |
| | | SRCLR low | 5.2 | | 6.2 | | |

Copyright © 2024 Texas Instruments Incorporated


提交文档反馈

| V _{CC} = 5 V ± 0.5 V, over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit | and |
|---|-----|
| Voltage Waveforms) | |

| | · | | T _A = 2 | 5°C | MIN | MAX | UNIT |
|-----------------------------|------------|---------------------------|--------------------|-----|--------|-----|------|
| | | | MIN | MAX | IVIIIV | | UNIT |
| | | SER before SRCLK † | 3 | | 4 | | |
| | Catus tima | SRCLK † before RCLK † (1) | 5 | | 6 | | |
| L _{su} | Setup time | SRCLR low before RCLK † | 5 | | 6 | | ns |
| t _{ell} Setup time | | 3.5 | | | | | |
| t _h | Hold time | SER after SRCLK † | 2 | | 3 | | ns |

This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

5.7 Timing Diagrams





5.8 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

 V_{CC} = 3.3 V ± 0.3 V, over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM | то | LOAD | T _A = 25°C | | MIN | MAX | UNIT | |
|------------------|---------|---------------------------------|---------------------------|-----------------------|-----|------|--------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | IVIIIV | IVIAA | ONII |
| f _{max} | | | C _L = 50 pF | 55 | 105 | | 40 | | MHz |
| t _{PLH} | DCI K | 0 0 | C ₁ = 50 pF | | 7.9 | 15.4 | 1 | 20 | no |
| t _{PHL} | RCLK | Q _A - Q _H | CL = 50 pr | | 7.9 | 15.4 | 1 | 20 | ns |
| t _{PLH} | SRCLK | Q _H | C ₁ = 50 pF | | 9.2 | 16.5 | 1 | 21.5 | ns |
| t _{PHL} | SKOLK | L ΩH' | CL = 30 pr | | 9.2 | 16.5 | 1 | 21.5 | 115 |
| t _{PHL} | SRCLR | Q _H | C _L = 50 pF | | 9 | 16.3 | 1 | 20.2 | ns |
| t _{PZH} | ŌĒ | 0 - 0 | C. = 50 pE | | 7.8 | 15 | 1 | 20 | ne |
| t _{PZL} | | Q _A – Q _H | $Q_A - Q_H$ $C_L = 50 pF$ | | 9.6 | 15 | 1 | 20 | ns |
| t _{PHZ} | ŌĒ | 0 - 0 | C _L = 50 pF | | 8.1 | 15.7 | 1 | 19.2 | ne |
| t _{PLZ} |) OL | Q _A - Q _H | CL = 30 pr | | 9.3 | 15.7 | 1 | 19.2 | ns |


5.9 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

 V_{CC} = 5 V ± 0.5 V, over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM | то | LOAD | T | = 25°C | | MIN | MAX | UNIT |
|------------------|---------|---------------------------------|------------------------|-----|--------|------|--------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | IVIIIN | | UNIT |
| f _{max} | | | C _L = 50 pF | 95 | 140 | | 75 | | MHz |
| t _{PLH} | RCLK | 0 0 | C _L = 50 pF | | 5.6 | 9.4 | 1 | 13.5 | ns |
| t _{PHL} | KOLK | Q _A - Q _H | CL = 30 pr | | 5.6 | 9.4 | 1 | 13.5 | 113 |
| t _{PLH} | SRCLK | $Q_{H'}$ | $C_1 = 50 \text{ pF}$ | | 6.4 | 10.2 | 1 | 14.4 | ns |
| t _{PHL} | SINGLIN | QH' | OL = 30 pi | | 6.4 | 10.2 | 1 | 14.4 | 115 |
| t _{PHL} | SRCLR | Q _H ' | C _L = 50 pF | | 6.4 | 10 | 1 | 14.1 | ns |
| t _{PZH} | ŌĒ | 0 - 0 | $C_1 = 50 \text{ pF}$ | | 5.7 | 10.6 | 1 | 15 | ns |
| t _{PZL} | OL | Q _A - Q _H | OL - 30 pi | | 6.8 | 10.6 | 1 | 15 | 113 |
| t _{PHZ} | ŌĒ | Q _A - Q _H | $C_1 = 50 \text{ pF}$ | | 3.5 | 10.3 | 1 | 14 | ne |
| t _{PLZ} | OL . | QA QH | OL - 30 Pi | | 3.4 | 10.3 | 1 | 14 | ns |

Product Folder Links: SN74AHC595-Q1

6 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

图 6-1. Load Circuit and Voltage Waveforms

English Data Sheet: SCLS537

7 Detailed Description

7.1 Overview

The SN74AHC595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers.

The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs, except $Q_{H'}$, are in the high-impedance state.

Both the shift-register clock (SRCLK) and storage-register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

7.2 Functional Block Diagram




图 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

表 7-1. Function Table

| | | INPUTS | | | FUNCTION |
|-----|-------|--------|------|----|---|
| SER | SRCLK | SRCLR | RCLK | ŌĒ | FUNCTION |
| X | Χ | Х | Х | Н | Outputs Q _A - Q _H are disabled. |
| X | Χ | Χ | Χ | L | Outputs Q _A - Q _H are enabled. |
| X | Χ | L | X | X | Shift register is cleared. |
| L | 1 | Н | Х | Х | First stage of the shift register goes low. Other stages store the data of previous stage, respectively. |
| Н | 1 | Н | Х | Х | First stage of the shift register goes high. Other stages store the data of previous stage, respectively. |
| Х | Х | Х | 1 | Х | Shift-register data is stored into the storage register. |

Product Folder Links: SN74AHC595-Q1

11

English Data Sheet: SCLS537

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

8.2.2 Layout Example




图 8-1. Example Layout for the SN74AHC595-Q1

Copyright © 2024 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Document Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|---------------|----------------|--------------|---------------------|---------------------|---------------------|--|
| SN74AHC595-Q1 | Click here | Click here | Click here | Click here | Click here | |

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

Copyright © 2024 Texas Instruments Incorporated

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (March 2024) to Revision E (April 2024)

Page

• Updated thermal values for PW package from R θ JA = 108 to 135.9, all values in °C/W5

Changes from Revision C (November 2023) to Revision D (March 2024)

Page

Product Folder Links: SN74AHC595-Q1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHC595-Q1 English Data Sheet: SCLS537

www.ti.com 15-Apr-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| SN74AHC595QPWRQ1 | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HA595Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC595-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 15-Apr-2024

Catalog : SN74AHC595

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Apr-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC595QPWRQ1 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Apr-2024



*All dimensions are nominal

| Ì | Device Package T | | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|------------------|-------|-----------------|------|------|-------------|------------|-------------|
| ı | SN74AHC595QPWRQ1 | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司