
SCBS184D - JANUARY 1991 - REVISED JANUARY 1997

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per
 MIL-STD-883, Method 3015; Exceeds 200 V
 Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package


description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT240, SN74ABT240A, and 'ABT244A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs.

SN54ABT241 . . . J OR W PACKAGE SN74ABT241A . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT241 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT241 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT241A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




FUNCTION TABLES

| INPU | JTS | OUTPUT |
|------|-----|--------|
| 1OE | 1A | 1Y |
| L | Н | Н |
| L | L | L |
| Н | Χ | Z |


| INP | JTS | OUTPUT |
|-----|-----|--------|
| 20E | 2A | 2Y |
| Н | Н | Н |
| Н | L | L |
| L | Χ | Z |

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS184D - JANUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | –0.5 V to 7 V |
|--|------------------------------------|-----------------|
| Input voltage range, V _I (see Note 1) | | |
| Voltage range applied to any output in the high | or power-off state, V _O | –0.5 V to 5.5 V |
| Current into any output in the low state, IO: SN | \54ABT241 | 96 mA |
| SN | N74ABT241A | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | | −18 mA |
| Output clamp current, I _{OK} (V _O < 0) | | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 2) | : DB package | 115°C/W |
| • | DW package | 97°C/W |
| | N package | 67°C/W |
| | PW package | 128°C/W |
| Storage temperature range, T _{sta} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

| | | | SN54A | BT241 | SN74AB | UNIT | |
|-----------------|------------------------------------|-----------------|-------------|-------|--------|------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | V | |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | | 0 | VCC | 0 | VCC | V |
| IOH | High-level output current | | | -24 | | -32 | mA |
| IOL | Low-level output current | | | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | | 5 | | 5 | ns/V |
| TA | Operating free-air temperature | | <i>–</i> 55 | 125 | -40 | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

SN54ABT241, SN74ABT241A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS184D - JANUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAA | AETED | TEST COND | ITIONS | Т | A = 25°C | ; | SN54A | BT241 | SN74ABT241A | | UNIT | |
|------------------|---------------------------------|---|----------------------------------|-----|----------|-------|-------|-------|-------------|-------|--------|--|
| PARAM | WEIER | TEST COND | IIIONS | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | UNII | |
| VIK | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V | |
| | | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | 2.5 | | | |
| VOH | | $V_{CC} = 5 V$, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | _ v | |
| VOH | | V _{CC} = 4.5 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | 2 | | | | V | |
| | | VCC = 4.5 V | $I_{OH} = -32 \text{ mA}$ | 2* | | | | | 2 | | | |
| VOL | | V _{CC} = 4.5 V | $I_{OL} = 48 \text{ mA}$ | | | 0.55 | | 0.55 | | | V | |
| VOL | | VCC = 4.5 V | $I_{OL} = 64 \text{ mA}$ | | | 0.55* | | | | 0.55 | · · | |
| V _{hys} | | | | | 100 | | | | | | mV | |
| Ц | | $V_{CC} = 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | | ±1 | μΑ | |
| lozh | | $V_{CC} = 5.5 \text{ V},$ | $V_0 = 2.7 \text{ V}$ | | | 10 | | 10 | | 10 μΑ | | |
| lozL | | $V_{CC} = 5.5 \text{ V},$ | $V_0 = 0.5 V$ | | | -10 | | -10 | | -10 | –10 μA | |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 \text{ V}$ | | | ±100 | | | | ±100 | μΑ | |
| ICEX | | $V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$ | Outputs high | | | 50 | | 50 | | 50 | μΑ | |
| lo [‡] | | $V_{CC} = 5.5 \text{ V},$ | V _O = 2.5 V | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA | |
| | | | Outputs high | | 1 | 250 | | 250 | | 250 | μΑ | |
| ICC | | $V_{CC} = 5.5 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$ | Outputs low | | 24 | 30 | | 30 | | 30 | mA | |
| | | 1, 100 at at 12 | Outputs disabled | | 0.5 | 250 | | 250 | | 250 | μΑ | |
| | Data | V _{CC} = 5.5 V, One input at 3.4 V, | Outputs enabled | | | 1.5 | | 1.5 | | 1.5 | | |
| ΔICC§ | inputs | Other inputs at V _{CC} or GND | Outputs disabled | | | 0.05 | | 0.05 | | 0.05 | mA | |
| | Control inputs | $V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND | | | | 1.5 | | 1.5 | | 1.5 | | |
| Ci | V _I = 2.5 V or 0.5 V | | | 4 | | | | | | pF | | |
| Co | | V _O = 2.5 V or 0.5 V | | | 5.5 | | | | | | pF | |

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS184D - JANUARY 1991 - REVISED JANUARY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V ₍ | CC = 5 V 4 = 25°C | /, ; | MIN | MAX | UNIT |
|------------------|-----------------|----------------|----------------|----------------------|---------|-----|-----|------|
| | | | MIN | TYP | MAX | | | |
| ^t PLH | A | Y | 1 | 2.6 | 4.1 | 0.8 | 5.3 | ns |
| ^t PHL | | | 1 | 2.9 | 4.2 | 0.8 | 5 | 115 |
| ^t PZH | OE or OE | | 1.1 | 4.8 | 6.3 | 1 | 7 | ns |
| t _{PZL} | OE OI OE | ı | 1.3 | 4.3 | 5.8 | 1 | 7 | 115 |
| ^t PHZ | OE or OE | | 1.1 | 4.6 | 6.1 | 0.8 | 7.9 | ns |
| t _{PLZ} | OE OI OE | ı | 1 | 3.9 | 5.4 | 0.8 | 6.2 | 115 |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V ₍ | CC = 5 V A = 25°C | /, ; | MIN | MAX | UNIT |
|------------------|-----------------|----------------|----------------|----------------------|---------|-----|-----|------|
| | | | MIN | TYP | MAX | | | |
| t _{PLH} | | V | 1 | 2.6 | 4.1 | 1 | 4.6 | |
| ^t PHL | A | ı | 1 | 2.9 | 4.4 | 1 | 4.6 | ns |
| ^t PZH | OE or OE | V | 1.1 | 4.8 | 6.3 | 1.1 | 6.8 | ns |
| t _{PZL} | OE OI OE | ı | 1.3 | 4.3 | 5.8 | 1.3 | 6.8 | 115 |
| t _{PHZ} | OE or OE | V | 1.6 | 4.6 | 6.1 | 1.6 | 7.1 | ns |
| t _{PLZ} | OL 01 OL | ' | 1 | 3.9 | 5.4 | 1 | 5.9 | 115 |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \ \Omega$, $t_{f} \leq 2.5 \ ns$, $t_{f} \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-----------------|-----------------------|-----------------|-------------------------------|-----------------------------|--------------|--|
| 5962-9322701Q2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9322701Q2A SNJ54ABT 241FK |
| 5962-9322701QRA | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type -55 to 125 | | 5962-9322701QR A SNJ54ABT241J |
| 5962-9322701QSA | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9322701QS A SNJ54ABT241W |
| SN74ABT241ADBR | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241ADBR.B | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241ADBRG4 | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241ADBRG4.B | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241ADW | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT241A |
| SN74ABT241ADW.B | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT241A |
| SN74ABT241ADWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT241A |
| SN74ABT241ADWR.B | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT241A |
| SN74ABT241AN | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74ABT241AN |
| SN74ABT241AN.B | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74ABT241AN |
| SN74ABT241APW | Active | Production | TSSOP (PW) 20 | 70 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241APW.B | Active | Production | TSSOP (PW) 20 | 70 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241APWR | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SN74ABT241APWR.B | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB241A |
| SNJ54ABT241FK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9322701Q2A SNJ54ABT 241FK |
| SNJ54ABT241J | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9322701QR A SNJ54ABT241J |

11-Nov-2025



www.ti.com

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|-------------------------------------|
| SNJ54ABT241W | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9322701QS A SNJ54ABT241W |

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ABT241ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABT241ADBRG4 | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABT241ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ABT241APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |

www.ti.com 24-Jul-2025




*All dimensions are nominal

| 7 III dilliono di Ciricini di | | | | | | | | | | | |
|-------------------------------|--------------|-----------------|------|--------------------|-------|------------|-------------|--|--|--|--|
| Device | Package Type | Package Drawing | Pins | ins SPQ Length (mn | | Width (mm) | Height (mm) | | | | |
| SN74ABT241ADBR | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74ABT241ADBRG4 | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74ABT241ADWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 | | | | |
| SN74ABT241APWR | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9322701Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9322701QSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74ABT241ADW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABT241ADW.B | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABT241AN | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT241AN.B | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT241APW | PW | TSSOP | 20 | 70 | 530 | 10.2 | 3600 | 3.5 |
| SN74ABT241APW.B | PW | TSSOP | 20 | 70 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54ABT241FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ABT241W | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025