

Sample &

🖥 Buy



SN55LVDS32, SN65LVDS32, SN65LVDS3486, SN65LVDS9637

....

Support &

Community

SLLS262R - JULY 1997-REVISED DECEMBER 2014

SNx5LVDS3xxxx High-Speed Differential Line Receivers

Technical

Documents

1 Features

- Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard
- Operate With a Single 3.3-V Supply
- Designed for Signaling Rates of up to 150 Mbps (See)
- Differential Input Thresholds ±100 mV Max
- Typical Propagation Delay Time of 2.1 ns
- Power Dissipation 60 mW Typical Per Receiver at Maximum Data Rate
- Bus-Terminal ESD Protection Exceeds 8 kV
- Low-Voltage TTL (LVTTL) Logic Output Levels
- Pin Compatible With AM26LS32, MC3486, and µA9637
- Open-Circuit Fail-Safe
- Cold Sparing for Space and High-Reliability
 Applications Requiring Redundancy

2 Applications

- Wireless Infrastructure
- Telecom Infrastructure
- Printer

3 Description

Tools &

Software

The SN55LVDS32, SN65LVDS32, SN65LVDS3486, and SN65LVDS9637 devices are differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the differential receivers provides a valid logical output state with a \pm 100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

Device Information⁽¹⁾

Device information							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
	LCCC (20)	8.89 mm × 8.89 mm					
SN55LVDS32	CDIP (16)	19.56 mm × 6.92 mm					
	CFP (16)	10.30 mm × 6.73 mm					
	SOIC (16)	9.90 mm × 3.91 mm					
SN65LVDS32	SOP (16)	10.30 mm × 5.30 mm					
	TSSOP (16)	5.50 mm × 4.40 mm					
SN65LVDS3486	SOIC (16)	9.90 mm × 3.91 mm					
SIN03LVD33400	TSSOP (16)	5.50 mm × 4.40 mm					
	SOIC (8)	4.90 mm × 3.91 mm					
SN65LVDS9637	VSSOP (8)	3.00 mm × 3.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Equivalent Input and Output Schematic Diagrams






Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (Continued)3
6	Dev	ice Options 3
7	Pin	Configuration and Functions 4
8	Spe	cifications7
	8.1	Absolute Maximum Ratings 7
	8.2	ESD Ratings7
	8.3	Recommended Operating Conditions 7
	8.4	Thermal Information 8
	8.5	Electrical Characteristics: SN55LVDS32 9
	8.6	Electrical Characteristics: SN65LVDSxxxx 9
	8.7	Switching Characteristics: SN55LVDS32 10
	8.8	Switching Characteristics: SN65LVDSxxxx 10
	8.9	Typical Characteristics 11
9	Para	ameter Measurement Information 12
10	Det	ailed Description 15

	10.1	Overview	15
	10.2	Functional Block Diagram	
	10.3	Feature Description	15
	10.4	Device Functional Modes	17
11	Appl	lication and Implementation	. 18
	11.1	Application Information	18
	11.2	Typical Application	18
12	Pow	er Supply Recommendations	. 23
13	Layo	out	. 23
	13.1	Layout Guidelines	23
	13.2	Layout Example	25
14	Devi	ce and Documentation Support	. 27
	14.1	Device Support	27
	14.2	Documentation Support	27
	14.3	Related Links	27
	14.4	Trademarks	27
	14.5	Electrostatic Discharge Caution	27
	14.6	Glossary	27
15	Mecl	hanical, Packaging, and Orderable	
		mation	. 28

4 Revision History

Changes from Revision Q (July 2007) to Revision R

Page



5 Description (Continued)

The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer depends on the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDS32, SN65LVDS3486, and SN65LVDS9637 devices are characterized for operation from –40°C to 85°C. The SN55LVDS32 device is characterized for operation from –55°C to 125°C.

6 Device Options

PART NUMBER	ALL Rx ACTIVE
SN65LVDS32	100 Mbps
SN65LVDS3486	100 Mbps
SN65LVDS9637	150 Mbps

Maximum Recommended Operating Speeds

3



7 Pin Configuration and Functions

SN65LVDS32...D OR PW (Marked as LVDS32 or 65LVDS32) (TOP VIEW) 1B 16 V_{CC} 1A [15 4B 2 1Y [14 4A 3 G [13 4Y 4 2Y [5 12 G 2A [11 3Y 6 2B [10 3A 7 GND [9] 3B 8 SN55LVDS32FK (TOP VIEW) 20 19 2 1 1Y 18 G 4Y 17 5 NC NC 16 6 G 2Y 15 2A 3Y 14 8 11 12 10 13 GND 3B 3B 3A 2B SN65LVDS3486D (Marked as LVDS3486) (TOP VIEW) 1B [16 Vcc 1A 15 4B 2 14 4A 1Y 🛛 3 1,2EN 13 4Y 4 2Y [12 3,4EN 5 2A [11 3Y 10 3A 6 2В 👖 7 GND 9 3B 8 SN65LVDS9637D (Marked as DK637 or LVDS37) SN65LVDS9637DGN (Marked as L37) SN65LVDS9637DGK (Marked as AXF) (TOP VIEW) V_{CC} [1Y [2Y [8 🛛 1A 1 7] 1B 6] 2A 2 3

5 2B

GND 4

SN55LVDS32...J OR W

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637

4

Submit Documentation Feedback



SN55LVDS32, SN65LVDS32, SN65LVDS3486, SN65LVDS9637

SLLS262R – JULY 1997 – REVISED DECEMBER 2014

Pin Functions: SNx5LVDS32xx

PIN		1/0	DECODUCTION			
NAME	NUMBER	I/O	DESCRIPTION			
V _{CC}	16	-	Supply voltage			
GND	8	-	Ground			
1A	2	I	Differential (LVDS) non-inverting input			
1B	1	I	Differential (LVDS) inverting input			
1Y	3	0	LVTTL output signal			
2A	6	I	ifferential (LVDS) non-inverting input			
2B	7	I	Differential (LVDS) inverting input			
2Y	5	0	LVTTL output signal			
ЗA	10	I	Differential (LVDS) non-inverting input			
3B	9	I	Differential (LVDS) inverting input			
3Y	11	0	LVTTL output signal			
4A	14	I	Differential (LVDS) non-inverting input			
4B	15	I	Differential (LVDS) inverting input			
4Y	13	0	LVTTL output signal			
G	4	I	Enable (HI = ENABLE)			
G/	12	I	Enable (LO = ENABLE)			

Pin Functions: SN55LVDS32FK

PIN		I/O	DESCRIPTION				
NAME	NUMBER	1/0					
V _{CC}	20	_	Supply voltage				
GND	10	-	Ground				
1A	3	I	Differential (LVDS) non-inverting input				
1B	2	I	Differential (LVDS) inverting input				
1Y	4	0	LVTTL output signal				
2A	8	I	Differential (LVDS) non-inverting input				
2B	9	I	Differential (LVDS) inverting input				
2Y	7	0	LVTTL output signal				
3A	13	I	Differential (LVDS) non-inverting input				
3B	12	I	Differential (LVDS) inverting input				
3Y	14	0	LVTTL output signal				
4A	18	I	Differential (LVDS) non-inverting input				
4B	19	I	Differential (LVDS) inverting input				
4Y	17	0	LVTTL output signal				
G	5	I	Enable (HI = ENABLE)				
G/	15	I	Enable (LO = ENABLE)				
NC	1, 6, 11, 16	-	No connection				



SN55LVDS32, SN65LVDS32, SN65LVDS3486, SN65LVDS9637

SLLS262R – JULY 1997 – REVISED DECEMBER 2014

6

Pin Functions: SN65LVDS3486D

F	PIN	· //O	DESCRIPTION				
NAME	NUMBER	1/0	DESCRIPTION				
V _{CC}	16	-	Supply voltage				
GND	8	-	Ground				
1A	2	I	fferential (LVDS) non-inverting input				
1B	1	I	fferential (LVDS) inverting input				
1Y	3	0	/TTL output signal				
2A	6	I	Differential (LVDS) non-inverting input				
2B	7	Ι	Differential (LVDS) inverting input				
2Y	5	0	LVTTL output signal				
ЗA	10	I	Differential (LVDS) non-inverting input				
3B	9	I	Differential (LVDS) inverting input				
3Y	11	0	LVTTL output signal				
4A	14	Ι	Differential (LVDS) non-inverting input				
4B	15	I	Differential (LVDS) inverting input				
4Y	13	0	LVTTL output signal				
1,2EN	4	I	Enable for channels 1 and 2				
3,4EN	12	I	Enable for channels 3 and 4				

Pin Functions: SN65LVDS9637Dxx

PIN		1/0	DESCRIPTION				
NAME	NUMBER	I/O	DESCRIPTION				
V _{CC}	1	-	Supply voltage				
GND	4	_	round				
1A	8	I	fferential (LVDS) non-inverting input				
1B	7	I	ifferential (LVDS) inverting input				
1Y	2	0	/TTL output signal				
2A	6	I	ifferential (LVDS) non-inverting input				
2B	5	I	ifferential (LVDS) inverting input				
2Y	3	0	VTTL output signal				



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²)		-0.5	4	V
V	/I Input voltage range	Enables and output		-0.5	V _{CC} + 0.5	V
vi		A or B		-0.5	4	V
	Continuous total powe	Continuous total power dissipation			Thermal rmation	
T _{stg}	Storage temperature	Storage temperature			150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

8.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pins ⁽¹⁾	±8000	V
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds			

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		3	3.3 3.6	
VIH	High-level input voltage	G, G, 1, 2EN, or 3, 4EN	2		
V _{IL}	Low-level input voltage	G, G, 1, 2EN, or 3, 4EN		0.8	
V _{ID}	Magnitude of differential input voltage	0.1	0.6	V	
V _{IC}	Common-mode input voltage (see Figure 1)			$2.4 - \frac{ V_{ID} }{2}$	
			$V_{CC} - 0.8$		
т	Operating free air temperature	SN65 prefix	-40	85	°C
T _A	Operating free-air temperature	SN55 prefix	-55	125	C




Figure 1. $V_{\rm IC}~vs~V_{\rm ID}$ and $V_{\rm CC}$

8.4 Thermal Information

	(1)	SN	155LVDS3	32		N65LVDS		SN65L	/DS9637		
	THERMAL METRIC ⁽¹⁾	FK	J	w	D	NS	PW	D	DGK	UNIT	
		20 PINS	16 I	PINS		16 PINS	•	8 F	PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance				76.4	88.7	111.5		177.5		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance				38.0	46.8	46.4		65.6		
$R_{\theta JB}$	Junction-to-board thermal resistance				33.7	49.1	56.6		97.3	°C/W	
Ψյτ	Junction-to-top characterization parameter				7.6	12.5	5.5		8.9	*	
Ψјв	Junction-to-board characterization parameter				33.5	48.8	56.1		95.8		
	Derating Factor Above $T_A = 25^{\circ}C$	11.0	11.0	8.0	7.6	-	6.2	5.8	3.4	mW/°C	
	T _A ≤ 25°C	1375	1375	1000	950	-	774	725	425		
Power	T _A ≤ 70°C	880	880	640	608	-	496	464	272		
Rating	T _A ≤ 85°C	715	715	520	494	-	402	377	221	mW	
	T _A ≤ 125°C	275	275	200	-	-	-	_	-		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

8

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637



8.5 Electrical Characteristics: SN55LVDS32

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{ITH+}	Positive-going differential input voltage threshold	See Figure 7, Table 1, and ⁽²⁾			100	mV
V _{ITH-}	Negative-going differential input voltage threshold ⁽³⁾	See Figure 7, Table 1, and ⁽²⁾	-100			mV
V _{OH}	High-level output voltage	I _{OH} = -8 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			0.4	V
I _{CC} Su	Supply autrent	Enabled, No load		10	18	~^^
	Supply current	Disabled		0.25	0.5	mA
		V ₁ = 0	-2	-10	-20	
ų	Input current (A or B input)	V _I = 2.4 V	-1.2	-3		μA
I _{I(OFF)}	Power-off input current (A or B input)	$V_{CC} = 0, V_{I} = 2.4 V$		6	20	μA
I _{IH}	High-level input current (EN, G, or \overline{G} input)	V _{IH} = 2 V			10	μA
I _{IL}	Low-level input current (EN, G, or \overline{G} input)	V _{IL} = 0.8 V			10	μA
l _{oz}	High-impedance output current	$V_{O} = 0 \text{ or } V_{CC}$			±12	μA

(1) All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3$ V.

(2) $|V_{\text{ITH}}| = 200 \text{ mV}$ for operation at -55°C

(3) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going differential input voltage threshold only.

8.6 Electrical Characteristics: SN65LVDSxxxx

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	SN6	65LVDS32 5LVDS3486 5LVDS9637		UNIT
				MIN	TYP ⁽¹⁾	MAX	
V _{IT+}	Positive-going diffe	rential input voltage	See Figure 7 and Table 1			100	mV
V _{IT-}	Negative-going differential input voltage threshold ⁽²⁾		See Figure 7 and Table 1	-100			mV
V			$I_{OH} = -8 \text{ mA}$	2.4			M
V _{OH}	High-level output vo	Jnage	$I_{OH} = -4 \text{ mA}$	2.8			
V _{OL}	Low-level output vo	Itage	I _{OL} = 8 mA			0.4	V
		SN65LVDS32,	Enabled, No load		10	18	
I _{CC}	Supply current	current SN65LVDS3486 Disabled	Disabled		0.25	0.5	mA
		SN65LVDS9637	No load		5.5	10	
			V ₁ = 0	-2	-10	-20	
ų	Input current (A or B	B inputs)	V ₁ = 2.4 V	-1.2	-3		μA
I _{I(OFF)}	Power-off input cur	rent (A or B input)	$V_{CC} = 0, V_{I} = 3.6 V$		6	20	μA
I _{IH}	High-level input current (EN, G, or \overline{G} input)		V _{IH} = 2 V			10	μA
I _{IL}	Low-level input current (EN, G, or \overline{G} input)		V _{IL} = 0.8 V			10	μA
I _{OZ}	High-impedance ou	tput current	$V_{O} = 0 \text{ or } V_{CC}$			±10	μA

(1) All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3$ V.

(2) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going differential input voltage threshold only.

8.7 Switching Characteristics: SN55LVDS32

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		1.3	2.3	6	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1.4	2.2	6.1	ns
t _{sk(o)}	Channel-to-channel output skew ⁽¹⁾	C _L = 10 pF, See Figure 8		0.1		ns
t _r	Output signal rise time, 20% to 80%			0.6		ns
t _f	Output signal fall time, 80% to 20%			0.7		ns
t _{PHZ}	Propagation delay time, high-level-to-high- impedance output			6.5	12	ns
t _{PLZ}	Propagation delay time, low-level-to-high- impedance output			5.5	12	ns
t _{PZH}	Propagation delay time, high-impedance-to-high- level output	See Figure 9		8	14	ns
t _{PZL}	Propagation delay time, high-impedance-to-low- level output			3	12	ns

(1) $t_{sk(o)}$ is the maximum delay time difference between drivers on the same device.

8.8 Switching Characteristics: SN65LVDSxxxx

over recommended operating conditions (unless otherwise noted)


PARAMETER		TEST CONDITIONS	SN65	5LVDS32 5LVDS3486 5LVDS9637		UNIT
			MIN TYP MAX			
t _{PLH}	Propagation delay time, low-to-high-level output		1.5	2.1	3	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1.5	2.1	3	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})			0	0.4	ns
t _{sk(o)}	Channel-to-channel output skew ⁽¹⁾	C _L = 10 pF, See Figure 8		0.1	0.3	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾				1	ns
t _r	Output signal rise time, 20% to 80%			0.6		ns
t _f	Output signal fall time, 80% to 20%			0.7		ns
t _{PHZ}	Propagation delay time, high-level-to-high- impedance output			6.5	12	ns
t _{PLZ}	Propagation delay time, low-level-to-high- impedance output			5.5	12	ns
t _{PZH}	Propagation delay time, high-impedance-to-high- level output	See Figure 9		8	12	ns
t _{PZL}	Propagation delay time, high-impedance-to-low- level output			3	12	ns

(1) t_{sk(0)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.



8.9 Typical Characteristics



Copyright © 1997–2014, Texas Instruments Incorporated



9 Parameter Measurement Information





Figure 7. Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages	
---	--

		•	
	/OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
V _{IA} (V)	V _{IB} (V)	V _{ID} (mV)	V _{IC} (V)
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
2.4	2.3	100	2.35
2.3	2.4	-100	2.35
0.1	0	100	0.05
0	0.1	-100	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3






- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.
- B. CL includes instrumentation and fixture capacitance within 6 mm of the device under test.

Figure 8. Timing Test Circuit and Waveforms





- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.
- B. C_L includes instrumentation and fixture capacitance within 6 mm of the device under test.

Figure 9. Enable or Disable Time Test Circuit and Waveforms




10 Detailed Description

10.1 Overview

The SNx5LVDSxx devices are LVDS line receivers. They operate from a single supply that is nominally 3.3 V, but can be as low as 3.0 V and as high as 3.6 V. The input signals to the SNx5LVDSxx device are differential LVDS signals. The output of the device is an LVTTL digital signal. This LVDS receiver requires a ±100-mV input signal to determine the correct state of the received signal. Compliant LVDS receivers can accept input signals with a common-mode range between 0.05 V and 2.35 V. As the common-mode output voltage of an LVDS driver is 1.2 V, the SNx5LVDSxx correctly determines the line state when operated with a 1-V ground shift between driver and receiver.

10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Receiver Output States

When the receiver differential input signal is greater than 100 mV, the receiver output is high; and when the differential input voltage is below –100 mV, the receiver output is low. When the input voltage is between these thresholds (for example, between –100 mV and 100 mV), the receiver output is indeterminate. It may be high or low. A special case occurs when the input to the receiver is open-circuited, which is covered in *Receiver Open-Circuit Fail-Safe*. When the receiver is disabled, the receiver outputs will be high-impedance.

10.3.2 Receiver Open-Circuit Fail-Safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. However, the SNx5LVDSxx receiver is different in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal to V_{CC} through a 300-k Ω resistor as shown in Figure 10. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high level regardless of the differential input voltage.

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637

Copyright © 1997–2014, Texas Instruments Incorporated



Feature Description (continued)




Figure 10. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt does not affect the fail-safe function as long as it is connected as shown in Figure 10. Other termination circuits may allow a dc-current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

10.3.3 Common-Mode Range vs Supply Voltage


The SNx5LVDSxx receivers operate over an input common-mode range of $\frac{1}{2} \times V_{ID}$ V to 2.4 – $\frac{1}{2} \times V_{ID}$ V. If the input signal is anywhere within this range and has a differential magnitude greater than or equal to 100 mV, the receivers correctly output the LVDS bus state.

10.3.4 General Purpose Comparator

While the SNx5LVDSxx receivers are LVDS standard-compliant receivers, their utility and applications extend to a wider range of signals. As long as the input signals are within the required differential and common-mode voltage ranges mentioned above, the receiver output will be a faithful representation of the input signal.

10.3.5 Receiver Equivalent Schematics

The receiver equivalent input and output schematic diagrams are shown in Figure 11. The receiver input is a high-impedance differential pair. 7-V Zener diodes are included on each input to provide ESD protection. The receiver output structure shown is a CMOS inverter with an additional Zener diode, again for ESD protection.






10.4 Device Functional Modes

SN55LVDS32, SN65LVDS32 ⁽¹⁾				SN65LVDS3486 ⁽¹⁾			
DIFFERENTIAL INPUT	ENA	BLES	OUTPUT	DIFFERENTIAL INPUT	ENABLE	OUTPUT	
A, B	G	G	Y	А, В	EN	Y	
V _{ID} ≥ 100 mV	H X	X L	H H	V _{ID} ≥ 100 mV	н	н	
–100 mV < V _{ID} < 100 mV	H X	X L	? ?	–100 mV < V _{ID} < 100 mV	н	?	
V _{ID} ≤ −100 mV	H X	X L	L	V _{ID} ≤ −100 mV	н	L	
X	L	Н	Z	X	L	Z	
Open	H X	X L	H H	Open	н	н	

(1) H = high level, L = low level, X = irrelevant, Z = high-impedance (off), ? = indeterminate




This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 12. SN55LVDS32, SN65LVDS32, and SN65LVDS3486 Logic Symbols

DIFFERENTIAL INPUT A, B	OUTPUT Y
V _{ID} ≥ 100 mV	н
–100 mV < V _{ID} < 100 mV	?
V _{ID} ≤ −100 mV	L
Open	Н

Table 2. Function Table SN65LVDS9637⁽¹⁾

(1) H = high level, L = low level, ? = indeterminate



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 13. SN65LVDS9637 Logic Symbol

11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The SNx5LVDSxx devices are LVDS receivers. These devices are generally used as building blocks for highspeed, point-to-point, data transmission where ground differences are less than 1 V. LVDS drivers and receivers provide high-speed signaling rates that are often implemented with ECL class devices without the ECL power and dual-supply requirements.

11.2 Typical Application

11.2.1 Point-to-Point Communications

The most basic application for LVDS buffers, as found in this data sheet, is for point-to-point communications of digital data, as shown in Figure 14.




Figure 14. Point-to-Point Topology

A point-to-point communications channel has a single transmitter (driver) and a single receiver. This communications topology is often referred to as simplex. In Figure 14 the driver receives a single-ended input signal and the receiver outputs a single-ended recovered signal. The LVDS driver converts the single-ended input to a differential signal for transmission over a balanced interconnecting media of 100- Ω characteristic impedance. The conversion from a single-ended signal to an LVDS signal retains the digital data payload while translating to a signal whose features are more appropriate for communication over extended distances or in a noisy environment.

11.2.1.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (V _{CCD})	3.0 to 3.6 V
Driver Input Voltage	0.8 to 3.3 V
Driver Signaling Rate	DC to 100 Mbps
Interconnect Characteristic Impedance	100 Ω
Termination Resistance	100 Ω
Number of Receiver Nodes	1
Receiver Supply Voltage (V _{CCR})	3.0 to 3.6 V
Receiver Input Voltage	0 to 24 V
Receiver Signaling Rate	DC to 100 Mbps
Ground shift between driver and receiver	±1 V





11.2.1.2 Detailed Design Procedure

11.2.1.2.1 Equipment

- Hewlett Packard HP6624A DC power supply
- Tektronix TDS7404 Real Time Scope
- Agilent ParBERT E4832A




Figure 15. Equipment Setup

11.2.1.2.2 Driver Supply Voltage

An LVDS driver is operated from a single supply. The device can support operation with a supply as low as 3 V and as high as 3.6 V. The differential output voltage is nominally 340 mV over the complete output range. The minimum output voltage stays within the specified LVDS limits (247 mV to 454 mV) for a 3.3-V supply.

11.2.1.2.3 Driver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very-low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 μ F to 1000 μ F) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one should resort to the use of smaller capacitors (nF to μ F range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by the following formula according to Johnson, equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV; however, this figure varies depending on the noise budget available in your design. ⁽¹⁾

$$C_{\text{chip}} = \left(\frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}} \right) \times T_{\text{Rise Time}}$$

(1)

 Howard Johnson & Martin Graham. 1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.

(2)

ISTRUMENTS

$$C_{\text{LVDS}} = \left(\frac{1A}{0.2V}\right) \times 200 \text{ ps} = 0.001 \,\mu\text{F}$$

The following example lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10 μ F) and the value of capacitance found above (0.001 μ F). You should place the smallest value of capacitance as close as possible to the chip.




Figure 16. Recommended LVDS Bypass Capacitor Layout

11.2.1.2.4 Driver Output Voltage

A standard-compliant LVDS driver output is a 1.2-V common-mode voltage, with a nominal differential output signal of 340 mV. This 340 mV is the absolute value of the differential swing ($V_{OD} = |V^+ - V^-|$). The peak-to-peak differential voltage is twice this value, or 680 mV.

11.2.1.2.5 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces. The nominal characteristic impedance of the interconnect should be between 100 Ω and 120 Ω with a variation of no more than 10% (90 Ω to 132 Ω).

11.2.1.2.6 PCB Transmission Lines

As per SNLA187, Figure 17 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 17 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637






Figure 17. Controlled-Impedance Transmission Lines

11.2.1.2.7 Termination Resistor

An LVDS communication channel employs a current source driving a transmission line which is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for $100-\Omega$ impedance, the termination resistance should be between 90 and 110Ω .

The line termination resistance should be located as close as possible to the receiver, thereby minimizing the stub length from the resistor to the receiver. The limiting case would be to incorporate the termination resistor into the receiver, which is exactly what is offered with a device like the SN65LVDT386.

While we talk in this section about point-to-point communications, a word of caution is useful when a multidrop topology is used. In such topologies, line termination resistors are to be located only at the end(s) of the transmission line. In such an environment, LVDS receivers could be used for loads branching off the main bus with an LVDT receiver used only at the bus end.

Copyright © 1997–2014, Texas Instruments Incorporated




SN55LVDS32, SN65LVDS32, SN65LVDS3486, SN65LVDS9637

SLLS262R – JULY 1997 – REVISED DECEMBER 2014

www.ti.com

11.2.1.3 Application Curves





12 Power Supply Recommendations

The LVDS driver and receivers in this data sheet are designed to operate from a single power supply. Both drivers and receivers operate with supply voltages in the range of 2.4 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than $|\pm 1 V|$. Board-level and local device-level bypass capacitance should be used and are covered in *Driver Bypass Capacitance*.

13 Layout

13.1 Layout Guidelines

13.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in Figure 21.




Figure 21. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines, if possible. The PCB traces allow designers to specify the necessary tolerances for Z_0 based on the overall noise budget and reflection allowances. Footnotes 2, 3, and 4 provide formulas for Z_0 and t_{PD} for differential and single-ended traces. (1) (2) (3)




Figure 22. Stripline Topology

- (1) Howard Johnson & Martin Graham.1993. High Speed Digital Design A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.
- (2) Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
- (3) Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.

SLLS262R – JULY 1997 – REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

Layout Guidelines (continued)

13.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers[™] 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz.
- All exposed circuitry should be solder-plated (60/40) to 7.62 µm or 0.0003 in (minimum).
- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- · Solder mask over bare copper with solder hot-air leveling

13.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you should decide how many levels to use in the stack. To reduce the TTL/CMOS to LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in Figure 23.

Layer 1: Routed Plane (LVDS Signals)	
Layer 2: Ground Plane	
Layer 3: Power Plane	
Layer 4: Routed Plane (TTL/CMOS Signals)	

Figure 23. Four-Layer PCB Board

NOTE

The separation between layers 2 and 3 should be 127 μ m (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in Figure 24.

Layer 1: Routed Plane (LVDS Signals)
Layer 2: Ground Plane
Layer 3: Power Plane
Layer 4: Ground Plane
Layer 5: Ground Plane
Layer 6: Routed Plane (TTL Signals)

Figure 24. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.





Layout Guidelines (continued)

13.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be $100-\Omega$ differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces should be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.





You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

13.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

13.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 26.



Layout Example (continued)




Figure 26. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 27. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




Figure 27. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637



14 Device and Documentation Support

14.1 Device Support

14.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

14.1.2 Other LVDS Products

For other products and application notes in the LVDS and LVDM product families visit our Web site at http://www.ti.com/sc/datatran.

14.2 Documentation Support

14.2.1 Related Information

IBIS modeling is available for this device. Contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, see the following documents:

- Low-Voltage Differential Signaling Design Notes (SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI With LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver With RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)

14.3 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN55LVDS32	Click here	Click here	Click here	Click here	Click here
SN65LVDS32	Click here	Click here	Click here	Click here	Click here
SN65LVDS3486	Click here	Click here	Click here	Click here	Click here
SN65LVDS9637	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

14.4 Trademarks

Rogers is a trademark of Rogers Corporation. All other trademarks are the property of their respective owners.

14.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

14.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 1997–2014, Texas Instruments Incorporated

Product Folder Links: SN55LVDS32 SN65LVDS32 SN65LVDS3486 SN65LVDS9637



15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9762201Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9762201Q2A SNJ55 LVDS32FK	Samples
5962-9762201QEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762201QE A SNJ55LVDS32J	Samples
5962-9762201QFA	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762201QF A SNJ55LVDS32W	Samples
SN55LVDS32W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55LVDS32W	Samples
SN65LVDS32D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS32PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS32	Samples
SN65LVDS3486D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3486	Samples
SN65LVDS3486DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3486	Samples
SN65LVDS3486DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3486	Samples
SN65LVDS9637D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DK637	Samples
SN65LVDS9637DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXF	Samples
SN65LVDS9637DGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXF	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS9637DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXF	Samples
SN65LVDS9637DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXF	Samples
SN65LVDS9637DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L37	Samples
SN65LVDS9637DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L37	Samples
SN65LVDS9637DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DK637	Samples
SNJ55LVDS32FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9762201Q2A SNJ55 LVDS32FK	Samples
SNJ55LVDS32J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762201QE A SNJ55LVDS32J	Samples
SNJ55LVDS32W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762201QF A SNJ55LVDS32W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55LVDS32 :

• Catalog : SN75LVDS32

• Space : SN55LVDS32-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS32DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS32NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65LVDS32PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS3486DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS9637DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS9637DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS9637DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

8-Feb-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS32DR	SOIC	D	16	2500	340.5	336.1	32.0
SN65LVDS32NSR	SO	NS	16	2000	356.0	356.0	35.0
SN65LVDS32PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS3486DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS9637DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
SN65LVDS9637DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
SN65LVDS9637DR	SOIC	D	8	2500	340.5	336.1	25.0

TEXAS INSTRUMENTS

www.ti.com

8-Feb-2024

B (mm)

NA NA 4.32 4.32 3.5 4 4 4 4 4 4.32 NA NA

TUBE



- B - Alignment groove width

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)
5962-9762201Q2A	FK	LCCC	20	55	506.98	12.06	2030
5962-9762201QFA	W	CFP	16	25	506.98	26.16	6220
SN55LVDS32W	W	CFP	16	25	506.98	26.16	6220
SN65LVDS32D	D	SOIC	16	40	507	8	3940
SN65LVDS32DG4	D	SOIC	16	40	507	8	3940
SN65LVDS32PW	PW	TSSOP	16	90	530	10.2	3600
SN65LVDS3486D	D	SOIC	16	40	505.46	6.76	3810
SN65LVDS3486DG4	D	SOIC	16	40	505.46	6.76	3810
SN65LVDS9637D	D	SOIC	8	75	505.46	6.76	3810
SN65LVDS9637D	D	SOIC	8	75	507	8	3940
SNJ55LVDS32FK	FK	LCCC	20	55	506.98	12.06	2030
SNJ55LVDS32W	W	CFP	16	25	506.98	26.16	6220

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

DGN0008D

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGN0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated