

www.ti.com

# **DUAL MULTIPLEXED LVDS REPEATERS**

#### **FEATURES**


- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard
- Designed for Clock Rates up to 200 MHz (400 Mbps)
- Designed for Data Rates up to 250 Mbps
- Pin Compatible With SN65LVDS122 and SN65LVDT122, 1.5 Gbps 2x2 Crosspoint Switch From TI
- ESD Protection Exceeds 12 kV on Bus Pins
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Output Voltages of 350 mV Into:
  - $-100-\Omega$  Load (SN65LVDS22)
  - 50-Ω Load (SN65LVDM22)
- Propagation Delay Time; 4 ns Typ
- Power Dissipation at 400 Mbps of 150 mW
- Bus Pins Are High Impedance When Disabled or With V<sub>CC</sub> Less Than 1.5 V
- LVTTL Levels Are 5 V Tolerant
- Open-Circuit Fail Safe Receiver

## **DESCRIPTION**


The SN65LVDS22 and SN65LVDM22 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The receiver outputs can be switched to either or both drivers through the multiplexer control signals S0 and S1. This allows the flexibility to perform splitter or signal routing functions with a single device.

The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100- $\Omega$  load and receipt of 100 mV signals with up to 1 V of ground potential difference between a transmitter and receiver. The SN65LVDM22 doubles the output drive current to achieve LVDS levels with a 50- $\Omega$  load.

SN65LVDS22D and SN65LVDS22PW (Marked as LVDS22) SN65LVDM22D and SN65LVDM22PW (Marked as LVDM22) (TOP VIEW)



# logic diagram (positive logic)



**MUX TRUTH TABLE** 

INF	PUT	оит	FUNCTION	
S1	S0	1Y/1Z	2Y/2Z	FUNCTION
0	0	1A/1B	1A/1B	Splitter
0	1	2A/2B	2A/2B	Splitter
1	0	1A/1B	2A/2B	Router
1	1	2A/2B	1A/1B	Router



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN65LVDS22 SN65LVDM22

SLLS315C-DECEMBER 1998-REVISED JUNE 2002



The intended application of these devices and signaling technique is for both point-to-point baseband (single termination) and multipoint (double termination) data transmissions over controlled impedance media. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).


The SN65LVDS22 and SN65LVDM22 are characterized for operation from -40°C to 85°C.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
Supply voltage range, V <sub>C0</sub>	C (see Note (2))	-0.5 V to 4 V
Voltago rongo	(DE, S0, S1)	-0.5 V to 6 V
Voltage range	(Y, Z, A, and B)	−0.5 V to 4 V
Floatroototic discharge	A, B, Y, Z and GND (see Note (3))	Class 3, A:12 kV, B:600 V
Electrostatic discharge	All pins	Class 3, A:5 kV, B:500 V
Continuous power dissipa	ation	See Dissipation Rating Table
Storage temperature range		−65°C to 150°C
Lead temperature 1,6 mm	n (1/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with MIL-STD-883C Method 3015.7.



#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
D	1110 mW	8.9 mW/°C	577 mW
PW	839 mW	6.7 mW/°C	437 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
$V_{IH}$	High-level input voltage	S0, S1, 1DE, 2DE	2			V
$V_{IL}$	Low-level input voltage	S0, S1, 1DE, 2DE			0.8	V
V <sub>ID</sub>	Magnitude of differential i	nput voltage	0.1 0.6			V
V <sub>IC</sub>	Common-mode input volt	age (see Figure 1)	$\frac{ V_{ D} }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
					V <sub>CC</sub> -0.8	V
T <sub>A</sub>	Operating free-air temper	ature	40		85	°C

# **TIMING REQUIREMENTS**

	F	PARAMETER	MIN	NOM	MAX	UNIT
t <sub>su</sub>	Input to select setup time			1.6		ns
t <sub>h</sub>	Input to select hold time	See Figure 6		1		ns
t <sub>switch</sub>	Select to switch output			3.2	5	ns

# COMMON-MODE INPUT VOLTAGE vs




Figure 1. Common-Mode Input Voltage vs Differential Input Voltage



# RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{IT+}$	Positive-going differential input voltage threshold				100	mV	
$V_{IT-}$	Negative-going differential input voltage threshold		100			mV	
	Innut ourrest (A or D innute)	V <sub>I</sub> = 0 V	2		20	PΑ	
lı l	Input current (A or B inputs)	V <sub>I</sub> = 2.4 V	1.2				
I <sub>I(OFF</sub>	Power-off input current (A or B inputs)	V <sub>CC</sub> = 0 V			20	μΑ	

# RECEIVER/DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETE	R	TEST COND	MIN	TYP <sup>(1)</sup>	MAX	UNIT			
V <sub>OD</sub>	Differential output voltage	magnitude			247	340	454	mV		
$\Delta V_{OD}$	Change in differential out between logic states	put voltage magnitude		See Figure 2	-50		50	mV		
V <sub>OC(SS)</sub>	Steady-state common-mo	ode output voltage	$\begin{aligned} R_L &= 100 \ \Omega \ (\text{'LVDS22}), \\ R_L &= 50 \ \Omega \ (\text{'LVDM22}) \end{aligned}$		1.125		1.37 5	V		
$\Delta V_{OC(SS)}$	Change in steady-state co voltage between logic sta			See Figure 3	-50	3	50	mV		
V <sub>OC(PP)</sub>	Peak-to-peak common-m	ode output voltage				150	mV			
			No Load			8	12			
	Committee accomment		$R_L = 100 \Omega \text{ ('LVDS22)}$		13	20	^			
I <sub>CC</sub>	Supply current		$R_L = 50 \Omega \text{ ('LVDM22)}$			21	27	mA		
			Disabled			3	6			
		DE				-10	^			
I <sub>IH</sub>	High-level input current	S0, S1	V <sub>IH</sub> = 5 V			20	μΑ			
	Lave lavel immed accuracy	DE	V 00V				-10			
I <sub>IL</sub>	Low-level input current	S0, S1	V <sub>IL</sub> = 0.8 V	10			μΑ			
			., ., ., ., .,	0.17 (11.17.000)			-10			
	0		$V_{OY}$ or $V_{OZ} = 0$ V, $V_{OD} =$	= 0 V ('LVDS22)			-10			
I <sub>OS</sub>	Short-circuit output currer	nt	., ., ., ., .,	0.17 (11.1701400)			-10	mA		
			$V_{OY}$ or $V_{OZ} = 0$ V, $V_{OD} =$	= 0 V ('LVDM22)			-10	1		
	TP-sk Commission and Co.		V <sub>OD</sub> = 600 mV		0.015	±1				
I <sub>OZ</sub>	High-impedance output co	urrent	$V_O = 0 \text{ V or } V_{CC}$		0.015	±1	μA			
I <sub>O(OFF)</sub>	Power-off output current		V <sub>CC</sub> = 0 V,	V <sub>O</sub> = 3.6 V		0.015	±1	μA		
C <sub>IN</sub>	Input capacitance					3		pF		

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.




## DIFFERENTIAL RECEIVER TO DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP(1)	MAX	UNIT
t <sub>PLH</sub>	Differential propagation delay	time, low-to-high		4	6	ns
t <sub>PHL</sub>	Differential propagation delay	time, high-to-low		4	6	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			0.2		ns
t <sub>r</sub>	Transition time, low-to-high	SN65LVDS22	C <sub>L</sub> = 10 pF, See Figure 4	1	1.5	ns
t <sub>r</sub>	Transition time, low-to-high	SN65LVDM22		0.8	1.3	ns
t <sub>f</sub>	Transition time, high-to-low	SN65LVDS22		1	1.5	ns
t <sub>f</sub>	Transition time, high-to-low	SN65LVDM22	-	0.8	1.3	ns
t <sub>PHZ</sub>	Propagation delay time, high-l	evel-to-high-impedance output	See Figure 5	4	10	ns
t <sub>PLZ</sub>	Propagation delay time, low-le	evel-to-high-impedance output		5	10	ns
t <sub>PZH</sub>	Propagation delay time, high-i	mpedance-to-high-level output		5	10	ns
t <sub>PZL</sub>	Propagation delay time, high-i	impedance-to-low-level output		6	10	ns
t <sub>PHL_R1_Dx</sub>				0.2		
t <sub>PLH_R1_Dx</sub>	Channel to absence also were	-i to . dui (2)		0.2		
t <sub>PHL_R2_Dx</sub>	Channel-to-channel skew, rec	eiver to driver (=)		0.2		ns
t <sub>PLH_R2_Dx</sub>				0.2		
f <sub>max</sub>	Maximum operating frequency	/	All channels switching	200		MHz

- (1) All typical values are at 25°C and with a 3.3-V supply.
- (2) These parametric values are measured over supply voltage and temperature ranges recommended for the device.

## PARAMETER MEASUREMENT INFORMATION




- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ±0.2 ns.
- B.  $R_L = 100 \Omega \text{ or } 50 \Omega \pm 1\%$
- C.  $C_L$  includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 2. Test Circuit and Voltage Definitions for the Differential Output Signal




# PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics: t<sub>r</sub> or t<sub>f</sub> ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ±0.2 ns.
- B.  $R_L = 100 Ω \text{ or } 50 Ω ±1\%$
- C. C<sub>1</sub> includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
- D. The measurement of V<sub>OC(PP)</sub> is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





- A.  $R_1 = 100 \Omega$  or 50 Ω ±1%
- B. All input pulses are supplied by a generator having the following characteristics: pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ±0.2 ns.

Figure 4. Differential Receiver to Driver Propagation Delay and Driver Transition Time Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)






- A.  $R_L = 100 \Omega \text{ or } 50 \Omega \pm 1\%$
- B. All input pulses are supplied by a generator having the following characteristics: pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.

Figure 5. Enable and Disable Timing Circuit



# PARAMETER MEASUREMENT INFORMATION (continued)




NOTE:  $t_{\text{su}}$  and  $t_{\text{h}}$  times specify that data must be in a stable state before and after MUX control switches.

Figure 6. Input-to-Select for Both Rising and Falling Edge Setup and Hold Times



6

# TYPICAL CHARACTERISTICS






Figure 10.

1

.5

0 -8

-6

-4

IOH - High-Level Output Current - mA Figure 9.

-2

0



#### **APPLICATION INFORMATION**

#### **FAIL SAFE**

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. However, Tl's LVDS receiver is different in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 11. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 11. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in Figure 11. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN65LVDM22D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22DG4	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22PW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22PWG4	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDM22PWG4.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDM22
SN65LVDS22D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22
SN65LVDS22PWRG4.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS22

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS22DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS22PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS22PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 15-Jul-2025



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS22DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS22PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS22PWRG4	TSSOP	PW	16	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDM22D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM22D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM22DG4	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDM22PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM22PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM22PWG4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDM22PWG4.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS22D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS22D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS22PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS22PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025