

www.ti.com

16-PORT LVDS REPEATER

FEATURES

- One Receiver and Sixteen Line Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Typical Data Signaling Rates to 400 Mbps or **Clock Frequencies to 400 MHz**
- **Enabling Logic Allows Separate Control of** Each Bank of Four Channels or 2-Bit Selection of Any One of the Four Banks
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100- Ω Load
- **Electrically Compatible With LVDS, PECL,** LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External **Termination Networks**
- Propagation Delay Times < 4.7 ns
- Output Skew Is < 300 ps and Part-to-Part Skew < 1.5 ns
- **Total Power Dissipation Typically 470 mW** With All Ports Enabled and at 200 MHz
- **Driver Outputs or Receiver Input Is High** Impedance When Disabled or With $V_{CC} < 1.5$
- **Bus-Pin ESD Protection Exceeds 12 kV**
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch

DESCRIPTION

The SN65LVDS116 is one differential line receiver connected to sixteen differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644, is a data signaling technique that offers the low-power, low-noise coupling, and fast switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point or multidrop baseband data transmission over controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in system clock distribution.

The SN65LVDS116 is characterised for operation from -40°C to 85°C.

DGG PACKAGE (TOP VIEW)

	1		П		1	
GND	Ц	1	O	64	þ	A1Y
V_{CC}	\Box	2		63	þ	A1Z
V_{CC}	Ц	3		62	þ	A2Y
GND	Ц	4		61	þ	A2Z
ENA	Ц	5		60	þ	A3Y
ENA	\Box	6		59	þ	A3Z
NC	Ц	7		58	1	A4Y
NC	Ц	8		57	þ	A4Z
NC	Ц	9		56	1	B1Y
ENB	Ц	10		55	1	B1Z
ENB	Ц	11		54	0	B2Y
NC	Ц	12		53	þ	B2Z
NC	Ц	13		52	P	B3Y
NC	Ц	14		51	P	B3Z
GND	Ц	15		50	þ	B4Y
V_{CC}	Ц	16		49	0	B4Z
V_{CC}	Ц	17		48	þ	C1Y
GND	Ц	18		47	P	C1Z
Α	Ц	19		46	0	C2Y
В	Ц	20		45	P	C2Z
NC	Ц	21		44	р	C3Y
ENC	Ц	22		43	0	C3Z
ENC	Ц	23		42	Р	C4Y
S0	Ц	24		41	P	C4Z
S1	Ц	25		40	0	D1Y
SM	Ц	26		39	Р	D1Z
END	Ц	27		38	0	D2Y
END	Ц	28		37	0	D2Z
GND	Ц	29		36	0	D3Y
V_{CC}	g	30		35	0	D3Z
V_{CC}	Ц	31		34	0	D4Y
GND	Ц	32		33	β	D4Z
					•	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LOGIC DIAGRAM (POSITIVE LOGIC)






FUNCTION TABLE(1)

	INPUT					OUTPUT							
$V_{ID} = V_A - V_B$	SM	EN	EN	S1	S0	AY	ΑZ	BY	BZ	CY	CZ	DY	DZ
Х	Н	L	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z
V _{ID} ≥ 100 mV	Н	Н	L	Х	Х	Н	L	Н	L	Н	L	Н	L
-100 mV < V _{ID} < 100 mV	Н	Н	L	Х	Х	?	?	?	?	?	?	?	?
V _{ID} ≤ −100 mV	Н	Н	L	Х	Х	L	Н	L	Н	L	Н	L	Н
Х	Н	Χ	Н	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Χ	Х	L	L	Н	L	Z	Z	Z	Z	Z	Z
-100 mV < V _{ID} < 100 mV	L	Χ	Х	L	L	?	?	Z	Z	Z	Z	Z	Z
V _{ID} ≤ −100 mV	L	Х	Х	L	L	L	Н	Z	Z	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Х	Х	L	Н	Z	Z	Н	L	Z	Z	Z	Z
-100 mV < V _{ID} < 100 mV	L	Χ	Х	L	Н	Z	Z	?	?	Z	Z	Z	Z
V _{ID} ≤ −100 mV	L	Χ	Х	L	Н	Z	Z	L	Н	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Χ	Х	Н	L	Z	Z	Z	Z	Н	L	Z	Z
-100 mV < V _{ID} < 100 mV	L	Χ	Х	Н	L	Z	Z	Z	Z	?	?	Z	Z
V _{ID} ≤ −100 mV	L	Х	Х	Н	L	Z	Z	Z	Z	L	Н	Z	Z
V _{ID} ≥ 100 mV	L	Χ	Х	Н	Н	Z	Z	Z	Z	Z	Z	Н	L
-100 mV < V _{ID} < 100 mV	L	Χ	Х	Н	Н	Z	Z	Z	Z	Z	Z	?	?
$V_{ID} \le -100 \text{ mV}$	L	Х	Х	Н	Н	Z	Z	Z	Z	Z	Z	L	Н

⁽¹⁾ H = high level, L = low level, Z = high impedance, ? = indeterminate

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
V_{CC}	Supply voltage range (2)		–0.5 V to 4 V
	Input voltage range	Enable inputs	–0.5 V to 6 V
	Input voltage range	A, B, Y, or Z	–0.5 V to 4 V
	Electrostatic discharge	A, B, Y, Z, and GND ⁽³⁾	Class 3, A:12 kV, B: 500 V
	Continuous power dissipat	ion	See Dissipation Rating Table
	Storage temperature range	–65°C to 150°C	
	Lead temperature 1,6 mm	260°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DGG	2094 mW	16.7 mW/°C	1089 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{I} or V_{IC}	Voltage at any bus terminal (separately or common-mode)	0		V _{CC} -0.8	V
T _A	Operating free-air temperature	40		85	°C

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with MIL-STD-883C Method 3015.7.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{ITH+}	Positive-going differential input voltag	e threshold	Con Figure 1 and Table 1			100	mV	
V _{ITH} _	Negative-going differential input volta	ge threshold	See Figure 1 and Table 1	-100			IIIV	
V _{OD}	Differential output voltage magnitude		D 400 O V 1400V	247	340	454		
$\Delta V_{OD} $	Change in differential output voltage it tween logic states	R_L = 100 Ω, V_{ID} = ±100 mV, See Figure 1 and Figure 2	-50		50	mV		
V _{OC(SS)}	Steady-state common-mode output ve	oltage		1.125		1.375	V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mod age between logic states	See Figure 3	50		50	mV		
V _{OC(PP)}	Peak-to-peak common-mode output v	voltage			50	150		
	Complete summers		Enabled, $R_L = 100 \Omega$		84	115	A	
I _{CC}	Supply current		Disabled, $\overline{ENx} = V_{CC}$ or $ENx = 0 \text{ V}$		3.2	6	mA	
ı	Input current (A or B inputs)(2)	V _I = 0 V	-2		-20			
I _I	Input current (A or B inputs) (2)		V _I = 2.4 V	-1.2			μA	
I _{I(OFF)}	Power-off input current (A or B inputs	s)	V _{CC} = 1.5 V, V _I = 2.4 V			20	μA	
	High level innut augrent	ENx, S0, S1	V 2.V			20		
I _{IH}	High-level input current	ENx, SM	V _{IH} = 2 V			-20	μΑ	
	Low-level input current	ENx, S0, S1	V = 0.8 V			10		
I _{IL}	Low-level input current	ENx, SM	$V_{IL} = 0.8 \text{ V}$			-10	μA	
	Short circuit output current		V_{OY} or $V_{OZ} = 0 V$			±24	mA	
los	Short-circuit output current		$V_{OD} = 0 V$			±12	ША	
l _{OZ}	High-impedance output current		V _O = 0 V or V _{CC}			±1	μΑ	
I _{O(OFF)}	Power-off output current	ower-off output current				±1	μΑ	
C _{IN}	Input capacitance (A or B inputs)		$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$		5		nE	
Co	Output capacitance (Y or Z outputs)		$V_1 = 0.4 \sin(4E6\pi t) + 0.5 V$	9.4			pF	

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2.2	3.1	4.7	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2.2	3.1	4.7	ns
t _r	Differential output signal rise time		0.3	8.0	1.2	ns
t _f	Differential output signal fall time	$R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 4	0.3	8.0	1.2	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH}) ⁽²⁾			140	500	ps
t _{sk(o)}	Output skew, channel-to-channel (3)			100	300	ps
t _{sk(pp)}	Part-to-part skew ⁽⁴⁾				1.5	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output			5.7	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Coo Figure F		7.7	15	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	See Figure 5		3.2	15	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			3.2	15	ns

The non-algebraic convention, where the more positive (least negative) limit is designated minimum, is used in this data sheet for the input current (I_I) only.

 ⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.
 (2) t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
 (3) t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} measured at any two outputs.
 (4) t_{sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED \	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE
VIA	V _{IB}	V _{ID}	V _{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	-100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	-100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	−600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	−600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	−600 mV	0.3 V






Figure 2. V_{OD} Test Circuit





A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal






A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions

LOW-TO-HIGH PROPAGATION DELAY TIME



TYPICAL CHARACTERISTICS



vs FREE-AIR TEMPERATURE 3.8 ^t PLH – Low-To-High Propagation Delay Time – ns 3.7 3.6 3.5 V_{CC} = 3.3 V 3.4 $V_{CC} = 3 V$ $V_{CC} = 3.6 \text{ V}$ 3.3 3.2 3.1 -50 25 50 75 100

 T_A – Free-Air Temperature – $^{\circ}C$

Figure 7.

HIGH-TO-LOW PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE





Figure 8. Figure 9. Typical Differential Eye Pattern at 400 Mbps




TYPICAL CHARACTERISTICS (continued)



NOTES: Input: 2^{15} PRBS with peak-to-peak jitter < 115 ps at 100 Mbps, all outputs enabled and loaded with differential $100-\Omega$ loads, worst-case output, supply decoupled with $0.1-\mu F$ and $0.001-\mu F$ ceramic 0805-style capacitors 1 cm from the device.

Figure 10.



NOTES: Input: 50% duty cycle square wave with period jitter < 10 ps at 100 MHz, all outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-μF and 0.001-μF ceramic 0805-style capacitors 1 cm from the device.

Figure 11.



APPLICATION INFORMATION

FAIL SAFE

A common problem with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The SN65LVDS116 receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. Hovever, TI LVDS receivers handle the open-input circuit situation differently.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 12. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 12. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in Figure 12. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

INPUT LEVEL TRANSLATION

An LVDS receiver can be used to receive various other types of logic signals. Figure 13 through Figure 21 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.




Figure 13. Stub-Series Terminated (SSTL) or High-Speed Transceiver Logic (HSTL)



APPLICATION INFORMATION (continued)




Figure 14. Center-Tap Termination (CTT)




Figure 15. Gunning Transceiver Logic (GTL)




Figure 16. Backplane Transceiver Logic (BTL)



APPLICATION INFORMATION (continued)




Figure 17. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 18. Positive Emitter-Coupled Logic (PECL)



APPLICATION INFORMATION (continued)




Figure 19. 3.3-V CMOS




Figure 20. 5-V CMOS




Figure 21. TTL

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65LVDS116DGG	Active	Production	TSSOP (DGG) 64	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116
SN65LVDS116DGG.B	Active	Production	TSSOP (DGG) 64	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116
SN65LVDS116DGGR	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116
SN65LVDS116DGGR.B	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116
SN65LVDS116DGGRG4	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116
SN65LVDS116DGGRG4.B	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS116

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS116DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1
SN65LVDS116DGGRG4	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS116DGGR	TSSOP	DGG	64	2000	356.0	356.0	45.0
SN65LVDS116DGGRG4	TSSOP	DGG	64	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDS116DGG	DGG	TSSOP	64	25	530	11.89	3600	4.9
SN65LVDS116DGG.B	DGG	TSSOP	64	25	530	11.89	3600	4.9

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025