SCBS479 - MARCH 1993 - REVISED MAY 1994

 BiCMOS Design Significantly Reduces I_{CCZ} ESD Protection Exceeds 2000 V Per 	DW OR N PACKAGE (TOP VIEW)
MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)	10E
 High-Impedance State During Power Up and Power Down 	2Y4 3 18 1Y1 1A2 4 17 2A4 2Y3 5 16 1Y2
 Open-Collector Outputs Drive Bus Lines or Buffer-Memory Address Registers 	1A3 [6 15] 2A3 2Y2 [7 14] 1Y3
 Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic and Ceramic 300-mil DIPs (N) 	1A4

description

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device provides complementary output-enable (OE and \overline{OE}) inputs and noninverting outputs.

The SN64BCT757 is characterized for operation from -40°C to 85°C and 0°C to 70°C.


FUNCTION TABLES

INPU	JTS	OUTPUT
10E	1A	1Y
Н	Χ	Н
L	L	L
L	Н	Н

INP	JTS	ОИТРИТ
20E	2A	2Y
L	Χ	Н
Н	L	L
Н	Н	н


SCBS479 - MARCH 1993 - REVISED MAY 1994

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the disabled or power-off state, V _O	
Voltage range applied to any output in the high state, V _O	
Input clamp current, I_{IK} ($V_I < 0$)	~ ~ ~
Current into any output in the low state, I _O	
Operating free-air temperature range	
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage ratings may be exceeded if the input clamp-current ratings are observed.



SCBS479 - MARCH 1993 - REVISED MAY 1994

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
Vон	High-level output voltage			5.5	V
l _{IK}	Input clamp current			-18	mA
loL	Low-level output current			64	mA
Δt/ΔV _{CC}	Power-up ramp rate	2			μs/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	ST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$				-1.2	V
IOH	$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V				0.1	mA
VOL	$V_{CC} = 4.5 V,$	$I_{OL} = 64 \text{ mA}$			0.42	0.55	V
loz	$V_{CC} = 0$ to 2.3 V (power up),	$V_0 = 2.7 V$,	OE = 0.8 V or OE = 2 V			50	μΑ
loz	$V_{CC} = 1.8 \text{ V to 0 (power down)},$	$V_0 = 2.7 V$,	OE = 0.8 V or OE = 2 V			50	μΑ
lį	$V_{CC} = 5.5 V,$	$V_I = 7 V$				0.1	mA
lіН	$V_{CC} = 5.5 V,$	V _I = 2.7 V				20	μΑ
I _{IL}	$V_{CC} = 5.5 V,$	V _I = 0.5 V				-1	mA
			Outputs high			34	
l _{CC}	$V_{CC} = 5.5 V,$	Outputs open	Outputs low			77	mA
			OE and OE inactive			10	
C _i	V _{CC} = 5 V,	V _I = 2.5 V or 0.5	V		6	·	pF
Co	V _{CC} = 5 V,	V _O = 2.5 V or 0.5	5 V		4	·	рF

 $[\]dagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended range of supply voltage, C_L = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V 4 = 25°C		T _A = -		T _A = to 70		UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	· ·	6.9	8.3	9.6	6.5	11.2	6.6	10.1	20
tPHL	A	Ť	2.4	4.2	6	1.9	7	2	6.6	ns
^t PLH	205	· ·	11	14.8	17.9	10.4	21.3	10.8	19.7	20
tPHL	20E	ĭ	2.9	4.6	6.2	2.6	7.5	2.6	6.9	ns
^t PLH	1 OE	·	11.4	13.9	16.1	8.9	19.9	10	18	ne
t _{PHL}	IOE	T	4.4	6.1	7.8	4	9.2	4	8.5	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN64BCT757DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	6BCT757
SN64BCT757DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6BCT757
SN64BCT757DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6BCT757

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN64BCT757DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing Pir		SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN64BCT757DWR	SOIC	DW	20	2000	356.0	356.0	45.0	



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025