


高速差分线路驱动器

查询样品: [SN55LVDS31-SP](#)

特性

- 符合 **QML-V, SMD 5962-97621**
- 符合或者超过 **ANSI TIA/EIA-644** 标准的要求
- 具有 **350mV** 的典型输出电压和 **100Ω** 负载的低压差分信号传输
- 典型输出电压上升和下降次数为 **500ps (400Mbps)** 时
- 典型传播延迟时间为 **1.7ns**
- 由一个单 **3.3V** 电源供电运行
- 每个驱动器在 **200MHz** 上的功率耗散典型值为 **25mW**
- 当被禁用或者 **V_{CC} = 0** 时, 驱动器处于高阻抗
- 总线-端子静电放电 (**ESD**) 保护超过 **8kV**
- 低压 **TTL(LVTTL)** 逻辑输入电平
- 针对有冗余需求的太空和高可靠性应用的冷备用



说明

SN55LVDS31 是一款差分线路驱动器, 此驱动器能够执行低压差分信号传输 (LVDS) 的电气特性。这个信号传输技术降低了 5V 差分标准电平 (例如 TIA/EIA-422B) 的输出电压电平, 从而减少了功耗、增加了开关速度、并可实现 3.3V 电源轨供电下的运行。当被启用时, 这个驱动器将传送一个大小为 247mV 的最小差分输出电压进入 100Ω 的负载。

此器件和信号传输技术用于接近 100Ω 的受控阻抗介质上的点到点和多支路 (一个驱动器和多个接收器) 的数据传输应用。此传输介质可以是印刷电路板走线、底板、或者电缆。数据传输的最终速率和距离取决于介质的衰减特性和环境的噪声耦合。

SN55LVDS31 额定运行温度介于 -55°C 至 125°C 之间。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CDIP - J	5962-9762101VEA	5962-9762101VEA
	CFP - W	5962-9762101VFA	5962-9762101VFA


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Logic Symbol



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN55LVDS31 Logic Diagram (Positive Logic)




FUNCTION TABLE

Table 1. SN55LVDS31⁽¹⁾

INPUT A	ENABLES		OUTPUTS	
	G	G	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z
Open	H	X	L	H
Open	X	L	L	H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		UNIT
V _{CC}	Supply voltage range ⁽²⁾	–0.5 V to 4 V
V _I	Input voltage range	–0.5 V to V _{CC} + 0.5 V
	Continuous total power dissipation	See Dissipation Rating Table
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
T _{STG}	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
J	1375 mW	11 mW/°C	880 mW	715 mW	275 mW
W	1000 mW	8 mW/°C	640 mW	520 mW	200 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
T _A	Operating free-air temperature	–55	125		°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OD}	Differential output voltage magnitude R _L = 100 Ω, See Figure 2	247	340	454	mV
ΔV _{OD}	Change in differential output voltage magnitude between logic states R _L = 100 Ω, See Figure 2	–50		50	mV
V _{OC(ss)}	Steady-state common-mode output voltage See Figure 3	1.125	1.2	1.375	V
ΔV _{OC(ss)}	Change in steady-state common-mode output voltage between logic states See Figure 3	–50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage See Figure 3		50		mV
I _{CC}	Supply current V _I = 0.8 V or 2 V, Enabled, No load	9	20		
		25	35		mA
		0.25	1		
I _{IH}	High-level input current V _{IH} = 2		4	20	μA
I _{IL}	Low-level input current V _{IL} = 0.8 V		0.1	10	μA
I _{OS}	Short-circuit output current V _{O(Y)} or V _{O(Z)} = 0	–4	–24		mA
			±12		
I _{OZ}	High-impedance output current V _O = 0 or 2.4 V		±1		μA
I _{O(OFF)}	Power-off output current V _{CC} = 0, V _O = 2.4 V		±4		μA
C _i	Input capacitance		3		pF

(1) All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH}	$R_L = 100 \Omega$, $C_L = 10 \text{ pF}$, See Figure 2	0.5	1.4	4	ns
t_{PHL}		1	1.7	4.5	ns
t_r		0.4	0.5	1	ns
t_f		0.4	0.5	1	ns
$t_{sk(p)}$		0.3	0.6	ns	
$t_{sk(o)}$		0.3	0.6	ns	
t_{PZH}	Figure 4	5.4	15	ns	
t_{PZL}		2.5	15	ns	
t_{PHZ}		8.1	17	ns	
t_{PLZ}		7.3	15	ns	

(1) All typical values are at $T_A = 25^\circ\text{C}$ and with $V_{CC} = 3.3 \text{ V}$.

(2) $t_{sk(o)}$ is the maximum delay time difference between drivers on the same device.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Voltage and Current Definitions




NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1 \text{ ns}$, pulse repetition rate (PRR) = 50 Mpps, pulse width = $10 \pm 0.2 \text{ ns}$.

B. C_L includes instrumentation and fixture capacitance within 6 mm of the D.U.T.


Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

PARAMETER MEASUREMENT INFORMATION (continued)



NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.
 B. C_L includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
 C. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f < 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.
 B. C_L includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 4. Enable-/Disable-Time Circuit and Definitions

TYPICAL CHARACTERISTICS

**SUPPLY CURRENT
vs
FREQUENCY**




Figure 5.

**LOW-TO-HIGH PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE**




Figure 6.

**HIGH-TO-LOW PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE**





Figure 7.


APPLICATION INFORMATION

The SN55LVDS31 is generally used as a building block for high-speed point-to-point data transmission where ground differences are less than 1 V. The SN55LVDS31 can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers approach ECL speeds without the power and dual supply requirements.




A. This parameter is the percentage of distortion of the unit interval (UI) with a pseudorandom data pattern.

Figure 8. Typical Transmission Distance Versus Signaling Rate



NOTES: A. Place a 0.1- μ F and a 0.001- μ F Z5U ceramic, mica, or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitors should be located as close as possible to the device terminals.
 B. Unused enable inputs should be tied to V_{CC} or GND, as appropriate.


Figure 9. Typical Application Circuit Schematic



NOTES:

- Resistors are leadless, thick film (0603), 5% tolerance.
- Decoupling capacitance is not shown, but recommended.
- V_{CC} is 3 V to 3.6 V.
- The differential output voltage of the 'LVDS31 can exceed that specified by IEEE1394.

Figure 10. 100-Mbps IEEE 1394 Transceiver



- A. Place a 0.1- μ F Z5U ceramic, mica, or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitor should be located as close as possible to the device terminals.
- B. Unused enable inputs should be tied to V_{CC} or GND, as appropriate.

Figure 11. Operation With 5-V Supply

COLD SPARING

Systems using cold sparing have a redundant device electrically connected without power supplied. To support this configuration, the spare must present a high-input impedance to the system so that it does not draw appreciable power. In cold sparing, voltage may be applied to an I/O before and during power up of a device. When the device is powered off, V_{CC} must be clamped to ground and the I/O voltages applied must be within the specified recommended operating conditions.

RELATED INFORMATION

IBIS modeling is available for this device. Contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, see the following documents:

- *Low-Voltage Differential Signaling Design Notes (SLLA014)*
- *Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)*
- *Reducing EMI With LVDS (SLLA030)*
- *Slew Rate Control of LVDS Circuits (SLLA034)*
- *Using an LVDS Receiver With RS-422 Data (SLLA031)*

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9762101VFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9762101VF A SNV55LVDS31W

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55LVDS31-SP :


- Catalog : [SN55LVDS31](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL-STD 1835 GDFP2-F16

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月