







OPA856

ZHCSM22 - OCTOBER 2020

OPA856 1.1GHz 单位带宽增益积、0.9nV /√Hz, 双极 输入放大器

1 特性

单位带宽增益积:1.1GHz 增益带宽积:1.1GHz 压摆率:350V/us

低输入电压噪声:0.9nV/√Hz

低输入电容: - 共模:0.4pF 差动:0.7pF

电源电压范围: 3.3V 至 5.25V

封装:8 引脚 WSON

温度范围: -40°C 至 +125°C

2 应用

光时域反射计 (OTDR)

3D 扫描仪

激光测距

固态扫描激光雷达

光学 ToF 位置传感器


无人机视觉

工业机器人激光雷达

扫地机器人激光雷达

硅光电倍增器 (SiPM) 缓冲放大器

光电倍增管后置放大器



3 说明

OPA856 是一款具有双极输入的宽带低噪声运算放大 器,适用于宽带跨阻和电压放大器应用。将该器件配置 为跨阻放大器 (TIA) 时, 1.1GHz 增益带宽积 (GBWP) 能够在低电容光电二极管应用中实现高闭环带宽。


下图展示了将 OPA856 配置为 TIA 时,该放大器的 带宽和噪声性能与光电二极管电容的函数关系。计算总 噪声时的带宽范围为从直流到左轴上计算得出的频率 (f)。OPA856 封装具有一个反馈引脚 (FB),可简化输 入和输出之间的反馈网络连接。

OPA856 经过优化,可在光学飞行时间 (ToF) 系统 中运行,在该系统中,OPA856 与时数转换器(如 TDC7201)配合使用。可在具有差分输出放大器(如 THS4541 或 LMH5401)的高分辨率激光雷达系统中 使用 OPA856 来驱动高速模数转换器 (ADC)。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸 (标称值)	
OPA856	WSON (8)	2.00 mm × 2.00 mm	

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



光电二极管电容与带宽和噪声间的关系

English Data Sheet: SBOS623



Table of Contents

1 特性	1	8.4 Device Functional Modes	18
2 应用		9 Application and Implementation	19
3 说明		9.1 Application Information	
4 Revision History		9.2 Typical Application	
5 Device Comparison Table	3	10 Power Supply Recommendations	. 23
6 Pin Configuration and Functions	3	11 Layout	24
Pin Functions	3	11.1 Layout Guidelines	24
7 Specifications	4	11.2 Layout Example	24
7.1 Absolute Maximum Ratings	4	12 Device and Documentation Support	25
7.2 ESD Ratings	4	12.1 Device Support	25
7.3 Recommended Operating Conditions	4	12.2 Documentation Support	25
7.4 Thermal Information	4	12.3 Receiving Notification of Documentation Updates	25
7.5 Electrical Characteristics	<mark>5</mark>	12.4 支持资源	25
7.6 Typical Characteristics	<mark>7</mark>	12.5 Trademarks	25
7.7 Typical Characteristics (continued)	11	12.6 Electrostatic Discharge Caution	25
8 Detailed Description	14	12.7 术语表	25
8.1 Overview	14	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	14	Information	25
8.3 Feature Description			

4 Revision History

DATE	REVISION	NOTES		
October 2020	*	Initial Release		



5 Device Comparison Table

DEVICE	INPUT TYPE	MINIMUM STABLE GAIN	VOLTAGE NOISE (nV/√Hz)	INPUT CAPACITANCE (pF)	GAIN BANDWIDTH (GHz)
OPA856	Bipolar	1 V/V	0.9	1.1	1.1
OPA855	Bipolar	7 V/V	0.98	0.8	8
OPA858	CMOS	7 V/V	2.5	0.8	5.5
OPA859	CMOS	1 V/V	3.3	0.8	0.9

6 Pin Configuration and Functions




图 6-1. DSG Package 8-Pin WSON with Exposed Thermal Pad Top View

Pin Functions

PIN	PIN I/O		DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
FB	1	I	Feedback connection to output of amplifier			
IN-	3	I	Inverting input			
IN+ 4 I		I	oninverting input			
NC	2	_	Do not connect.			
OUT	6	0	Amplifier output			
PD	8	I	Power down connection. \overline{PD} = logic low = power off mode; \overline{PD} = logic high = normal operation.			
VS-	5	_	Negative voltage supply			
VS+	7	_	Positive voltage supply			
Thermal pad		_	Connect the thermal pad to VS			



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _S	Total supply voltage (V _{S+} – V _{S-})		5.5	V
V _{IN+} , V _{IN}	Input voltage	(V _{S-}) - 0.5	$(V_{S+}) + 0.5$	V
V _{ID}	Differential input voltage		1	V
VOUT	Output voltage	(V _{S-}) - 0.5	$(V_{S+}) + 0.5$	V
I _{IN}	Continuous input current		±10	mA
I _{OUT}	Continuous output current ⁽²⁾		±100	mA
T _J	Junction temperature		150	°C
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Long-term continuous output current for electromigration limits.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾		±1500	V
		Charged device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Total supply voltage (V _{S+} – V _{S-})	3.3	5	5.25	V
T _A	Operating free-air temperature	-40		125	°C

7.4 Thermal Information

		OPA856	
	THERMAL METRIC(1)	DSG (WSON)	UNIT
		8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	80.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	100	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	45.2	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	22.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFO	ORMANCE					
SSBW	Small-signal bandwidth	V _{OUT} = 100 mV _{PP}		1.1		GHz
LSBW	Large-signal bandwidth	V _{OUT} = 2 V _{PP}		110		MHz
GBWP	Gain-bandwidth product			1.08		GHz
	Bandwdith for 0.1-dB flatness	V _{OUT} = 100 mV _{PP}		175		MHz
SR	Slew rate (10%-90%)	V _{OUT} = 2-V step		350		V/µs
t _r	Rise time	V _{OUT} = 100-mV step		0.75		ns
t _f	Fall time	V _{OUT} = 100-mV step		0.75		ns
	Settling time to 0.1%	V _{OUT} = 2-V step		7		ns
LIDO		f = 10 MHz, V _{OUT} = 2 V _{PP}		85		dD.
HD2	Second-order harmonic distortion	f = 50 MHz, V _{OUT} = 2 V _{PP}		50		dBc
HD3	Third and a house and distantion	f = 10 MHz, V _{OUT} = 2 V _{PP}		95		dBc
низ	Third-order harmonic distortion	f = 50 MHz, V _{OUT} = 2 V _{PP}		45		aBc
e _n	Input-referred voltage noise	f = 1 MHz		0.9		nV/√Hz
e _i	Input-referred current noise	f = 1 MHz		2.5		pA/√Hz
z _O	Closed-loop output impedance	f = 1 MHz		0.15		Ω
DC PERF	DRMANCE					
A _{OL}	Open-loop voltage gain		70	76		dB
Vos	Input offset voltage	T _A = 25°C	-1.5	±0.2	1.5	mV
ΔV _{OS} /ΔT	Input offset voltage drift	T _A = -40°C to 125°C		0.7		μV/°C
I _B	Input bias current (1)	T _A = 25°C	-20	-15	-5	μΑ
ΔΙ _Β /ΔΤ	Input bias current drift	T _A = -40°C to +125°C		-0.1		μΑ/°C
I _{BOS}	Input offset current	T _A = 25°C	-1	±0.1	1	μA
ΔΙ _{ΒΟS} /ΔΤ	Input offset current drift	T _A = -40°C to +125°C		0.75		nA/°C
CMRR	Common-mode rejection ratio	V _{CM} = ±0.5 V referred to midsupply	90	106		dB
INPUT						
C _{CM}	Common-mode input capacitance			0.4		pF
C _{DIFF}	Differential input capacitance			0.7		pF
V _{IH}	Common-mode input range (high)	CMRR > 80 dB, V _{S+} = 3.3 V	2.7	2.9		V
V _{IL}	Common-mode input range (low)	CMRR > 80 dB, V _{S+} = 3.3 V		1.1	1.3	V
V _{IH}	Common-mode input range (high)	CMRR > 80 dB	4.4	4.6		V
V _{IH}	Common-mode input range (high)	$T_A = -40$ °C to +125 °C, CMRR > 80 dB		4.3		V
V _{IL}	Common-mode input range (low)	CMRR > 80 dB		1.1	1.3	V
V _{IL}	Common-mode input range (low)	$T_A = -40$ °C to +125°C, CMRR > 80 dB		1.3		V



7.5 Electrical Characteristics (continued)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					'	
V _{OH}	Output voltage (high) ⁽²⁾	T _A = 25°C, V _{S+} = 3.3 V	2.35	2.4		V
V _{OH}	Outrot valta as (histo)(2)	T _A = 25°C	3.95	4.1		V
	Output voltage (high) ⁽²⁾	T _A = -40°C to +125°C		4	V	
V _{OL}	Output voltage (low) ⁽²⁾	T _A = 25°C, V _{S+} = 3.3 V		1.05	1.15	V
M	Output voltage (low) ⁽²⁾	T _A = 25°C		1.05	1.15	V
V _{OL}	Output voitage (low)	T _A = -40°C to +125°C		1.1		V
	Linear output drive (sink and source)	$R_L = 10 \Omega, A_{OL} > 60 dB$	65	80		mA
I _{O_LIN}	Linear output drive (sink and source)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, R_L = 10 \ \Omega, A_{OL} > 60 \ \text{dB}$	65			"
I _{SC}	Output short-circuit current		85	105		mA
POWER :	SUPPLY				'	
			15.4	17.2	19.5	
IQ	Quiescent current	T _A = -40°C		15.5		mA
		T _A = 125°C		19.5		
PSRR+	Positive power-supply rejection ratio		80	86		dB
PSRR-	Negative power-supply rejection ratio		70	80		uБ
POWER	DOWN				,	
	Disable voltage threshold	Amplifier OFF below this voltage	0.65	1		V
	Enable voltage threshold	Amplifier ON above this voltage		1.5	1.8	V
	Power-down quiescent current			70	85	μA
	PD bias current			70	85	μA
	Turnon time delay	Time to V _{OUT} = 90% of final value		15		ns
	Turnoff time delay			250		ns

⁽¹⁾ Current flowing into the input pin is considered negative.

⁽²⁾ Amplifier output saturated.




7.6 Typical Characteristics






7.6 Typical Characteristics (continued)






7.6 Typical Characteristics (continued)






7.6 Typical Characteristics (continued)






7.7 Typical Characteristics (continued)






7.7 Typical Characteristics (continued) (continued)





7.7 Typical Characteristics (continued) (continued)



8 Detailed Description

8.1 Overview

The ultra-wide, 1.1-GHz gain bandwidth product (GBWP) of the OPA856, combined with the broadband voltage noise of 0.9 nV/ $\sqrt{\text{Hz}}$, produces a viable amplifier for wideband transimpedance applications, high-speed data acquisition systems, and applications with weak signal inputs that require low-noise and high-gain front ends. The OPA856 combines multiple features to optimize dynamic performance. In addition to the wide, small-signal bandwidth, the OPA856 has 110 MHz of large-signal bandwidth ($V_{OUT} = 2 V_{PP}$), and a slew rate of 350 V/µs.

The OPA856 is offered in a 2-mm × 2-mm, 8-pin WSON package that features a feedback (FB) pin for a simple feedback network connection between the amplifiers output and inverting input. Excess capacitance on an amplifiers input pin can reduce phase margin causing instability. This problem is exacerbated in the case of very wideband amplifiers like the OPA856. To reduce the effects of stray capacitance on the input node, the OPA856 pinout features an isolation pin (NC) between the feedback and inverting input pins that increases the physical spacing between them thereby reducing parasitic coupling at high frequencies. The OPA856 also features a very low capacitance input stage with only 1.1-pF of total input capacitance.

8.2 Functional Block Diagram

The OPA856 is a classic voltage feedback operational amplifier (op amp) with two high-impedance inputs and a low-impedance output. Standard application circuits are supported, like the two basic options shown in 8.4 and 8.4. The resistor on the noninverting pin is used for bias current cancellation to minimize the output offset voltage. In a noninverting configuration the additional resistors on the noninverting pin add noise to the system so if SNR is critical, the resistor can be eliminated. In an inverting configuration the noninverting node is typically connected to a DC voltage, so the high-frequency noise contribution from the bias cancellation resistor can be bypassed by adding a large 1- μ F capacitor in parallel to the resistor to shunt the noise. The DC operating point for each configuration is level-shifted by the reference voltage (V_{REF}), which is typically set to midsupply in single-supply operation. V_{REF} is typically connected to ground in split-supply applications.




图 8-1. Noninverting Amplifier

$$V_{SIG}$$

$$V_{REF}$$

$$V_{NO}$$

$$V_{REF}$$

$$V_{SH}$$

$$V_{NO}$$

$$V_$$

图 8-2. Inverting Amplifier



8.3 Feature Description

8.3.1 Input and ESD Protection

The OPA856 is fabricated on a low-voltage, high-speed, BiCMOS process. The internal, junction breakdown voltages are low for these small geometry devices, and as a result, all device pins are protected with internal ESD protection diodes to the power supplies as 8 3 shows. There are two antiparallel diodes between the inputs of the amplifier that clamp the inputs during an overrange or fault condition.




图 8-3. Internal ESD Structure

8.3.2 Feedback Pin

The OPA856 pin layout is optimized to minimize parasitic inductance and capacitance, which is a critical care about in high-speed analog design. The FB pin (pin 1) is internally connected to the output of the amplifier. The FB pin is separated from the inverting input of the amplifier (pin 3) by a no connect (NC) pin (pin 2). The NC pin must be left floating. There are two advantages to this pin layout:

- 1. A feedback resistor (R_F) can connect between the FB and IN− pin on the same side of the package (see 图 8-4) rather than going around the package.
- 2. The isolation created by the NC pin minimizes the capacitive coupling between the FB and IN– pins by increasing the physical separation between the pins.






图 8-4. R_F Connection Between FB and IN- Pins

8.3.3 Wide Gain-Bandwidth Product

₹ 7-7 shows the open-loop magnitude and phase response of the OPA856. Calculate the gain bandwidth product of any op amp by determining the frequency at which the A_{OL} is 40 dB and multiplying that frequency by a factor of 100. The open-loop response shows the OPA856 to have approximately 57° of phase-margin when configured as a unity-gain buffer.





8.3.4 Slew Rate and Output Stage

In addition to wide bandwidth, the OPA856 features a high slew rate of 2750 V/µs. The slew rate is a critical parameter in high-speed pulse applications with narrow sub-10-ns pulses, such as optical time-domain reflectometry (OTDR) and LIDAR. The high slew rate of the OPA856 implies that the device accurately reproduces a 2-V, sub-ns pulse edge, as seen in ₹ 7-18. The wide bandwidth and slew rate of the OPA856 make it an excellent amplifier for high-speed signal-chain front ends.

₹ 8-7 shows the open-loop output impedance of the OPA856 as a function of frequency. To achieve high slew rates and low output impedance across frequency, the output swing of the OPA856 is limited to approximately 3 V. The OPA856 is typically used in conjunction with high-speed pipeline ADCs and flash ADCs that have limited input ranges. Therefore, the OPA856 output swing range coupled with the class-leading voltage noise specification maximizes the overall dynamic range of the signal chain.




图 8-7. Open-Loop Output Impedance (Z_{OL}) vs Frequency

8.4 Device Functional Modes

8.4.1 Split-Supply and Single-Supply Operation

The OPA856 can be configured with single-sided supplies or split-supplies as shown in
10-1. Split-supply operation using balanced supplies with the input common-mode set to ground eases lab testing because most signal generators, network analyzers, spectrum analyzers, and other lab equipment typically reference inputs and outputs to ground. In split-supply operation, the thermal pad must be connected to the negative supply.

Newer systems use a single power supply to improve efficiency and reduce the cost of the extra power supply. The OPA856 can be used with a single positive supply (negative supply at ground) with no change in performance if the input common-mode and output swing are biased within the linear operation of the device. In single-supply operation, level shift the DC input and output reference voltages by half the difference between the power supply rails. This configuration maintains the input common-mode and output load reference at midsupply. To eliminate gain errors, the source driving the reference input common-mode voltage must have low output impedance across the frequency range of interest. In this case, the thermal pad must be connected to ground.

8.4.2 Power-Down Mode

The OPA856 features a power-down mode to reduce the quiescent current to conserve power.

▼ 7-19 and
▼ 7-20 show the transient response of the OPA856 as the PD pin toggles between the disabled and enabled states.

The \overline{PD} disable and enable threshold voltages are with reference to the negative supply. If the amplifier is configured with the positive supply at 3.3 V and the negative supply at ground, then the disable and enable threshold voltages are 0.65 V and 1.8 V, respectively. If the amplifier is configured with ± 1.65 V supplies, then the threshold voltages are at -1 V and 0.15 V. If the amplifier is configured with ± 2.5 V supplies, then the threshold voltages are at -1.85 V and -0.7 V.




图 8-8. Switching Threshold (PD Pin Swept from High to Low)




图 8-9. Switching Threshold (PD Pin Swept from Low to High)

Connecting the \overline{PD} pin low disables the amplifier and places the output in a high-impedance state. When the amplifier is configured as a noninverting amplifier, the feedback (R_F) and gain (R_G) resistor network form a parallel load to the output of the amplifier. To protect the input stage of the amplifier, the OPA856 uses internal, back-to-back protection diodes between the inverting and noninverting input pins as 8.3 shows. In the power-down state, if the differential voltage between the input pins of the amplifier exceeds a diode voltage drop, an additional low-impedance path is created between the noninverting input pin and the output pin.



9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPA856 offers over 1 GHz of bandwidth, high slew-rate, low noise, excellent linearity, and is stable for unity gain applications. The low noise and unity gain stability make the OPA856 a great choice for use as a front-end buffer in high-speed data acquisition systems. Additionally the wide bandwidth allows the amplifier to perform excellently in transimpedance applications or in a high-gain active filter configuration.

9.2 Typical Application

The high GBWP of the OPA856 makes the device an excellent choice as a transimpedance amplifier while the unity gain stability allows for use of feedback clamping or other unity gain circuitry that would not work for a decompensated amplifier.

9-1 shows the OPA856 configured as a transimpedance amplifier with an option feedback clamping diode connection.




图 9-1. OPA856 Transimpedance Amplifier with Optional Diode Clamping

9.2.1 Design Requirements

The objective is to design a low noise, wideband optical front-end system using the OPA856

as a transimpedance amplifier. The design requirements are:

- Amplifier supply voltage: ± 2.5 V
- 1 kΩ transimpedance gain
- Transimpedance bandwidth > 100 MHz
- Total input capacitance 4 pF (1.1 pF from amplifier)



9.2.2 Detailed Design Procedure

The OPA856 meets the growing demand for wideband, low-noise photodiode amplifiers. The closed-loop bandwidth of a transimpedance amplifier is a function of the following:

- 1. The total input capacitance (C_{IN}). This total includes the photodiode capacitance, the input capacitance of the amplifier (common-mode and differential capacitance) and any stray capacitance from the PCB.
- 2. The op amp gain bandwidth product (GBWP).
- 3. The transimpedance gain (R_F) .

 $\ensuremath{\mathbb{R}}$ 9-1 shows the OPA856 configured as a TIA, with the photodiode reverse biased so that the diode cathode is tied to a positive bias voltage. In this configuration, the diode sources current into the op amp feedback loop so that the output swings in a negative direction relative to the input common-mode (VOFFSET) voltage. The feedback resistance (R_F) and the input capacitance (C_{IN}) form a zero in the noise gain that results in instability if left unchecked. To counteract the effect of the zero, a pole is inserted into the noise gain transfer function by adding the feedback capacitor (C_F).

The *Transimpedance Considerations for High-Speed Amplifiers Application Report* discusses theories and equations that show how to compensate a transimpedance amplifier for a particular transimpedance gain and input capacitance. The bandwidth and compensation equations from the application report are available in a Microsoft Excel ™ calculator. *What You Need To Know About Transimpedance Amplifiers – Part 1* provides a link to the calculator. Calculating the expected bandwidth with an approximate input capacitance of 4 pF and a feedback capacitor of 1 pF yields a bandwidth of approximately 200 MHz.

The amplifier was tested in a transimpedance configuration by using a photodiode with an optical fiber input connection. A tunable laser connected through an optical modulator was used to create the modulated optical excitation to the photodiode.

9-2 shows the test setup configuration for the frequency response measurement. The network analyzer's swept frequency output drives the optical modulators electrical input which in turn drives the photodiode. The OPA856 output drives the network analyzer's input.




图 9-2. OPA856 Transimpedance Frequency Response Test Setup

§ 9-4 shows the frequency response measurements for a small signal and large signal (~1 Vpp) output. The plot contains noticeable noise and variations because the test environment did not have complete capability to accurately manage the thermal drift, perform optical connection integrity analysis, and calibrate the optical path. A more stringently controlled optical environment could achieve more stable results, but was beyond the scope of these measurements. The results in
§ 9-4 correlate well with predicted results of approximately 200 MHz of bandwidth. It is expected that the results would not perfectly match calculated values because it is challenging to perfectly account for all parasitic capacitances that affect the input and feedback capacitance in the transimpedance calculations.



Many transimpedance applications can have unpredicted, large input currents that can cause the amplifier's output to saturate. It is often important to understand how the amplifier will behave when its output is saturated at various levels of overdrive. A typical linear amplifier like the OPA856 can be expected to have an output saturation recovery time that increases as the amount of output overdrive increases. When using a pulse based input signal, the output saturation recovery time effectively extends the duration of the pulse. Solve 9-3 shows the test setup configuration to measure a pulsed optical input to the OPA856. The optical modulator used in the test setup had limited output amplitude capability to create a saturated signal. In order to prevent the modulator from saturating, the OPA856 output was saturated by adjusting VOFFSET close to the the amplifier's output swing limit on the negative rail.





图 9-3. OPA856 Transimpedance Pulse Saturation Extention Test Setup



9.2.3 Application Curves

备注


₹ 9-6 output voltages are scaled for visual comparison purposes and are not the actual measured values. See ₹ 9-5 for actual measured values.





10 Power Supply Recommendations

The OPA856 operates on supplies from 3.3 V to 5.25 V. The OPA856 operates on single-sided supplies, split and balanced bipolar supplies, and unbalanced bipolar supplies. Because the OPA856 does not feature rail-to-rail inputs or outputs, the input common-mode and output swing ranges are limited at 3.3-V supplies.



b) Split supply configuration




图 10-1. Split and Single Supply Circuit Configuration



11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA856 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance from the signal I/O pins to ac ground. Parasitic capacitance on the output and inverting input pins can cause instability. To reduce unwanted capacitance, cut out the power and ground traces under the signal input and output pins. Otherwise, ground and power planes must be unbroken elsewhere on the board. When configuring the amplifier as a TIA, if the required feedback capacitor is less than 0.15 pF, consider using two series resistors, each of half the value of a single resistor in the feedback loop to minimize the parasitic capacitance from the resistor.
- Minimize the distance (less than 0.25-in) from the power-supply pins to high-frequency bypass capacitors. Use high-quality, 100-pF to 0.1-µF, COG and NPO-type decoupling capacitors with voltage ratings at least three times greater than the amplifiers maximum power supplies. This configuration makes sure that there is a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2-µF to 6.8-µF) decoupling capacitors that are effective at lower frequency must be used on the supply pins. Place these decoupling capacitors further from the device. Share the decoupling capacitors among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external components preserves the high-frequency performance of the OPA856. Use low-reactance resistors. Surface-mount resistors work best and allow a tighter overall layout. Never use wirewound resistors in a high-frequency application. Because the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close to the output pin as possible. Place other network components (such as noninverting input termination resistors) close to the package. Even with a low parasitic capacitance shunting the external resistors, high resistor values create significant time constants that can degrade performance. When configuring the OPA856 as a voltage amplifier, keep resistor values as low as possible and consistent with load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because R_F and R_G become part of the output load network of the amplifier.

11.2 Layout Example




图 11-1. Layout Recommendation



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- LIDAR Pulsed Time of Flight Reference Design
- LIDAR-Pulsed Time-of-Flight Reference Design Using High-Speed Data Converters
- Wide Bandwidth Optical Front-end Reference Design

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments. OPA855EVM user's guide
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow
- Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: How to Convert a TINA-TI Model into a Generic SPICE Model
- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1
- Texas Instruments What You Need To Know About Transimpedance Amplifiers Part 2

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA856IDSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	856
OPA856IDSGR.B	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	856

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2020


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA856IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 9-Oct-2020




*All dimensions are nominal

Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA856IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0	

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月