


LV284 高效、宽输入电压范围降压稳压器

1 特性

- 推出的新产品：
 - LMR43610 3V 至 36V、1A、200kHz 至 2.2MHz 同步转换器
- 用于加快上市速度：
 - TLV23615 3V 至 36V、1.5A、200kHz 至 2.2MHz 电源模块
- 输入范围为 4V 至 40V，可承受 45V 瞬态
- 0.7MHz 开关频率
- 凭借 Eco-mode，可以在轻负载下实现超高的效率
- 低压降运行
- 最高 1A 的输出电流
- 精密使能输入
- 过流保护
- 内部补偿
- 内部软启动
- 小型总体解决方案尺寸 (TSOT-6L 封装)

2 应用

- 电能表
- 收集器
- 集中器



简化原理图

- 工业分布式电源应用

3 说明

LV284 是一款 PWM 直流/直流降压稳压器。该器件具有 4V 至 40V 的宽输入范围，适用于各种工业和汽车应用。1μA 的超低关断电流可延长电池寿命。0.7MHz 的固定工作频率使得该器件在使用小型外部组件的同时，仍能够保持较低的输出纹波电压。软启动和补偿电路在内部实现，允许器件使用最少的外部元件。

LV284 针对高达 1A 的负载电流进行了优化。该器件具有 0.765V 的标称反馈电压。

该器件内置多种保护特性，例如逐脉冲电流限制、热感应和应对功耗过大的热关断。LV284 采用薄型 TSOT-6L 封装 (2.9mm x 1.6mm x 0.85mm)。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
LV284	DDC (TSOT-6L , 6)	2.90mm x 2.80mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸 (长 x 宽) 为标称值，并包括引脚 (如适用)。




图 3-1. 效率与电流间的关系
($f_{SW} = 0.7\text{MHz}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$)



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: [SNVSA23](#)

Table of Contents

1 特性	1	7.3 Feature Description.....	7
2 应用	1	7.4 Device Functional Modes.....	8
3 说明	1	8 Application and Implementation	10
4 Revision History	2	8.1 Application Information.....	10
5 Pin Configuration	3	8.2 Typical Applications	10
6 Specifications	4	8.3 Power Supply Recommendations.....	15
6.1 Absolute Maximum Ratings.....	4	8.4 Layout.....	15
6.2 ESD Ratings	4	9 Device and Documentation Support	17
6.3 Recommended Operating Conditions.....	4	9.1 接收文档更新通知.....	17
6.4 Thermal Information.....	4	9.2 支持资源.....	17
6.5 Electrical Characteristics.....	5	9.3 Trademarks.....	17
6.6 Typical Characteristics.....	6	9.4 静电放电警告.....	17
7 Detailed Description	7	9.5 术语表.....	17
7.1 Overview.....	7	10 Mechanical, Packaging, and Orderable Information	17
7.2 Functional Block Diagram.....	7		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (January 2015) to Revision B (September 2023)	Page
• 首次公开发布.....	1
• 将通用器件型号更新为 LV284.....	1
• 添加了 LMR43610 和 TLVM23615 的链接.....	1
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 根据当前标准更新了封装信息表.....	1
• Moved the storage temperature range row to the <i>Absolute Maximum Ratings</i> table	4
• Updated the <i>ESD Ratings</i> table to current standards.....	4
• Updated the <i>Thermal Information</i> table to current standards.....	4
• Added the <i>Device Functional Modes</i> section.....	8

Changes from Revision * (July 2014) to Revision A (January 2015)	Page
• 将“产品预发布”更改为“量产数据”，并仍作为中国客户的定制文档.....	1

5 Pin Configuration




图 5-1. DDC Package, 6-Pin TSOT-6L (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CB	1	I	SW FET gate bias voltage. Connect C_{boot} cap between CB and SW.
GND	2	G	Ground Connection.
FB	3	I	Feedback Pin. Set feedback voltage divider ratio with $V_{OUT} = V_{FB} (1+(R1/R2))$
SHDN	4	I	Enable and disable input pin (high voltage tolerant). Internal pull-up current source. Pull below 1.25 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors.
VIN	5	I	Power input voltage pin. Input for internal supply and drain node input for internal high-side MOSFET.
SW	6	O	Switch node. Connect to inductor, diode and C_{boot} cap.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input Voltages	V _{IN} to GND	- 0.3	45	V
	SHDN to GND	- 0.3	45	
	FB to GND	- 0.3	7	
	CB to SW	- 0.3	7	
Output Voltages	SW to GND	- 1	45	V
	SW to GND less than 30-ns transients	- 2	45	
T _J	Operating junction temperature	- 40	150	°C
T _{stg}	Storage temperature range	- 55	165	°C

(1) Stresses at or beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		MIN	MAX	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1000	V
			500	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process, CB PIN passes 500-V test.
 (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Buck regulator	V _{IN}	4	40	V
	CB		46	
	CB to SW		6	
	SW	- 0.7	40	
	FB	0	5	
Control	SHDN	0	40	
Temperature	Operating junction temperature, T _J	- 40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SOT (DDC)	UNIT
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	102	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	36.9	
ψ _{JB}	Junction-to-board characterization parameter	28.4	

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

6.5 Electrical Characteristics

$V_{IN} = 12 \text{ V}$, $\overline{SHDN} = V_{IN}$, $T_J = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN} (INPUT POWER SUPPLY)					
Operating input voltage		4		40	V
Shutdown supply current	$EN = 0 \text{ V}$		1	3	μA
Undervoltage lockout thresholds	Rising			4	V
	Falling	3			V
I_Q	Eco-mode, no load, $V_{IN} = 12 \text{ V}$, not switching		30		μA
\overline{SHDN} AND UVLO					
Rising \overline{SHDN} Threshold Voltage		1.05	1.25	1.38	V
\overline{SHDN} PIN current	$\overline{SHDN} = 2.3 \text{ V}$		-4.2		μA
	$\overline{SHDN} = 0.9 \text{ V}$		-1		
Hysteresis current			-3		μA
HIGH-SIDE MOSFET					
On-resistance	$V_{IN} = 12 \text{ V}$, CB to SW = 5.8 V		500		$\text{m}\Omega$
t_{ON-MIN} ⁽¹⁾			95		ns
D_{MAX} : Maximum duty cycle ⁽¹⁾			96%		
V_{FB} : Feedback voltage		0.74	0.765	0.79	V
CURRENT LIMIT					
Current limit threshold	$V_{IN} = 12 \text{ V}$		1500		mA
f_{SW} Switching frequency		550	700	850	kHz
 THERMAL PERFORMANCE					
$T_{SHUTDOWN}$ Thermal shutdown trip point ⁽¹⁾			170		$^\circ\text{C}$
T_{HYS} ⁽¹⁾	Hysteresis		10		$^\circ\text{C}$

(1) Specified by design.

6.6 Typical Characteristics

Unless otherwise noted, $V_{IN} = 12\text{ V}$, $L = 22\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$




图 6-1. Efficiency vs Load Current




图 6-2. Efficiency vs Load Current




图 6-3. Load Regulation




图 6-4. Supply Current vs Input Voltage (No Load)


7 Detailed Description

7.1 Overview

The LV284 device is a 40 V, 1 A step-down (buck) regulator. The buck regulator has a very low quiescent current during the light load to prolong the battery life.

The LV284 improves performance during line and load transients by implementing a constant frequency, current mode control which reduces output capacitance and simplifies frequency compensation design. The LV284 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor on the CB to SW pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The LV284 can operate at high duty cycles because of the boot UVLO and small refresh FET. The output voltage can be stepped down to as low as the 0.765 V reference. Internal soft start is featured to minimize inrush currents.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The LV284 operates at a fixed frequency, and it implements peak current mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the internal COMP node. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the level set by the internal COMP voltage, the power switch is turned off. The internal COMP node voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP node voltage to a maximum level.

7.3.2 Bootstrap Voltage (CB)

The LV284 has an integrated boot regulator, and requires a small ceramic capacitor between the CB and SW pins to provide the gate drive voltage for the high side MOSFET. The CB capacitor is refreshed when the high side MOSFET is off and the low side diode conducts.

To improve drop out, the LV284 is designed to operate at 96% duty cycle as long as the CB to SW pin voltage is greater than 3.2 V. When the voltage from CB to SW drops below 3.2 V, the high-side MOSFET is turned off using an UVLO circuit which allows the low side diode to conduct and refresh the charge on the CB capacitor. Because the supply current sourced from the CB capacitor is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is high.

Attention must be taken in maximum duty cycle applications with light load. To ensure SW can be pulled to ground to refresh the CB capacitor, an internal circuit will charge the CB capacitor when the load is light or the device is working in dropout condition.

7.3.3 Setting the Output Voltage

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown on the front page schematic. The feedback pin voltage 0.765 V, so the ratio of the feedback resistors sets the output voltage according to the following equation: $V_{OUT} = 0.765 V (1+(R1/R2))$. Typically R2 will be given as 1 k Ω to 100 k Ω for a starting value. To solve for R1 given R2 and V_{OUT} uses $R1 = R2 ((V_{OUT}/0.765 V) - 1)$.

7.3.4 Enable (SHDN) and V_{IN} Undervoltage Lockout

The LV284 SHDN pin is a high voltage tolerant input with an internal pull up circuit. The device can be enabled even if the SHDN pin is floating. The regulator can also be turned on using 1.25 V or higher logic signals. If the use of a higher voltage is desired due to system or other constraints it can be used. TI recommends a 100 k Ω or larger resistor between the applied voltage and the SHDN pin to protect the device. When SHDN is pulled down to 0 V, the chip is turned off and enters the lowest shutdown current mode. In shutdown mode the supply current decreases to approximately 1 μ A. If the shutdown function is not to be used, the SHDN pin can be tied to V_{IN} . The maximum voltage to the SHDN pin must not exceed 40 V.

The LV284 has an internal UVLO circuit to shutdown the output if the input voltage falls below an internally fixed UVLO threshold level. This circuit ensures that the regulator is not latched into an unknown state during low input voltage conditions. The regulator powers up when the input voltage exceeds the UVLO voltage level. If there is a requirement for a higher UVLO voltage, the SHDN can be used to adjust the input voltage UVLO by using external resistors.

7.3.5 Current Limit

The LV284 implements current mode control which uses the internal COMP voltage to turn off the high side MOSFET on a cycle by cycle basis. Each cycle the switch current and internal COMP voltage are compared, when the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP node high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

7.3.6 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C (typ). The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. After the junction temperature decreases below 160°C (typ), the device reinitiates the power up sequence.

7.4 Device Functional Modes

7.4.1 Continuous Conduction Mode

The LV284 steps the input voltage down to a lower output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the buck regulator operates in two cycles. The power

switch is connected between VIN and SW. In the first cycle of operation, the transistor is closed and the diode is reverse biased. Energy is collected in the inductor, the load current is supplied by C_{OUT} and the current through the inductor is rising. During the second cycle the transistor is open and the diode is forward biased due to the fact that the inductor current cannot instantaneously change direction. The energy stored in the inductor is transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as: $D = V_{OUT}/V_{IN}$ and $D' = (1-D)$ where D is the duty cycle of the switch, D and D' is required for design calculations.

7.4.2 Eco-mode

The LV284 operates in Eco-mode at light load currents to improve efficiency by reducing switching and gate drive losses. For Eco-mode operation, the LV284 senses peak current, not average or load current, so the load current where the device enters Eco-mode is dependent on V_{IN} , V_{OUT} and the output inductor value. When the load current is low and the output voltage is within regulation, the device enters Eco-mode (see Figure12) and draws only 28- μ A input quiescent current.

8 Application and Implementation

备注

以下应用部分中的信息不属TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计, 以确保系统功能。

8.1 Application Information

The LV284 is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1 A. The following design procedure can be used to select components for the LV284. This section presents a simplified discussion of the design process.

8.2 Typical Applications

8.2.1 5 V Output Application




图 8-1. Application Circuit, 5 V Output

8.2.1.1 Design Requirements

8.2.1.1.1 Design Guide – Step By Step Design Procedure

This example details the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known to start the design process. These parameters are typically determined at the system level:

Input voltage, VIN	9 V to 16 V, typical 12 V	
Output voltage, VOUT	5.0 V ± 3%	
Maximum output current example I_{O_max}	1 A	
Minimum output current example I_{O_min}	0.1 A	
Transient response 0.03 A to 0.6 A	5%	
Output voltage ripple	1%	
Switching frequency f_{sw}	700 kHz	
Target during load transient	Overvoltage peak value	106% of output voltage
	Undervoltage value	91% of output voltage

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Output Inductor Selection

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages. Because the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. Equation 1 is used to calculate the minimum value of the output inductor, where K_{IND} is ripple current percentage. A reasonable value is setting the ripple current to be 30%(K_{IND}) of the DC output current.

For this design example, the minimum inductor value is calculated to be 16.4 μ H, and a nearest standard value was chosen: 22 μ H. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 3 and Equation 4. The inductor ripple current is 0.22 A, and the RMS current is 1 A. As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. A good starting point for most applications is 22 μ H with a 1.6 A current rating. Using a rating near 1.6 A will enable the LV284 to current limit without saturating the inductor. This is preferable to the LV284 going into thermal shutdown mode and the possibility of damaging the inductor if the output is shorted to ground or other long-term overload.

$$L_o \text{ min} = \frac{V_{in \text{ max}} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{in \text{ max}} \times f_{sw}} \quad (1)$$

$$I_{ripple} = \frac{V_{out} \times (V_{in \text{ max}} - V_{out})}{V_{in \text{ max}} \times L_o \times f_{sw}} \quad (2)$$

$$I_{L-RMS} = \sqrt{I_o^2 + \frac{1}{12} I_{ripple}^2} \quad (3)$$

$$I_{L-peak} = I_o + \frac{I_{ripple}}{2} \quad (4)$$

8.2.1.2.2 Output Capacitor Selection

The selection of C_{OUT} is mainly driven by three primary considerations. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 5 shows the minimum output capacitance necessary to accomplish this. For this example, the transient load response is specified as a 3% change in V_{out} for a load step from 0.1 A to 1 A (full load). For this example, $\Delta I_{OUT} = 1 - 0.1 = 0.9$ A and $\Delta V_{OUT} = 0.03 \times 5 = 0.15$ V. Using these numbers gives a minimum capacitance of 17.1 μ F. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that must be taken into account.

The stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. Equation 6 is used to calculate the minimum capacitance to keep the output voltage overshoot to a desired value. Where L is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_f is the final peak output voltage, and V_i is the initial capacitor voltage. For this example, the worst case load step will be from 1 A to 0.1 A. The output voltage will increase during this load transition and the stated maximum in our specification is 3 % of the output voltage. This will make $V_o_{\text{overshoot}} = 1.03 \times 5 = 5.15$ V. V_i is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 6 yields a minimum capacitance of 14.3 μ F.

Equation 7 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{sw} is the switching frequency, V_o_{ripple} is the maximum allowable output voltage ripple, and I_{L_ripple} is the inductor ripple current. Equation 7 yields 0.26 μ F.

Equation 8 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 8 indicates the ESR must be less than 680 m Ω . Additional capacitance de-ratings for aging, temperature and dc bias must be factored in which will increase this minimum value. For this example, 22 μ F ceramic capacitors will be used. Capacitors in the range of 4.7 μ F to 100 μ F are a good starting point with an ESR of 0.7 Ω or less.

$$C_{out} > \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}} \quad (5)$$

$$C_{out} > L_o \times \frac{(I_{oh}^2 - I_{ol}^2)}{(V_f^2 - V_i^2)} \quad (6)$$

$$C_{out} > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{o_ripple}}{I_{L_ripple}}} \quad (7)$$

$$R_{ESR} < \frac{V_{o_ripple}}{I_{L_ripple}} \quad (8)$$

8.2.1.2.3 Schottky Diode Selection

The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. In the target application, the current rating for the diode must be equal to the maximum output current for best reliability in most applications. In cases where the input voltage is not much greater than the output voltage the average diode current is lower. In this case it is possible to use a diode with a lower average current rating, approximately $(1-D) \times I_{OUT}$, however the peak current rating must be higher than the maximum load current. A 1 A to 2 A rated diode is a good starting point.

8.2.1.2.4 Input Capacitor Selection

A low ESR ceramic capacitor is needed between the VIN pin and ground pin. This capacitor prevents large voltage transients from appearing at the input. Use a 1 μ F - 10 μ F value with X5R or X7R dielectric. Depending on construction, a ceramic capacitor value can decrease up to 50% of its nominal value when rated voltage is applied. Consult with the capacitor manufacturers data sheet for information on capacitor derating overvoltage and temperature. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the LV284. The input ripple current can be calculated using below Equations.

For this example design, one 2.2 μ F, 50 V capacitor is selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 10. Using the design example values, $I_{OUTMAX} = 1$ A, $C_{IN} = 2.2 \mu$ F, $f_{sw} = 700$ kHz, yields an input voltage ripple of 162 mV and a rms input ripple current of 0.5 A.

$$I_{cirms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{in \ min}}} \times \frac{(V_{in \ min} - V_{out})}{V_{in \ min}} \quad (9)$$

$$\Delta V_{in} = \frac{I_{out \ max} \times 0.25}{C_{in} \times f_{sw}} \quad (10)$$

8.2.1.2.5 Bootstrap Capacitor Selection

TI recommends a 0.1- μ F ceramic capacitor or larger for the bootstrap capacitor (C_{boot}). For applications where the input voltage is close to output voltage a larger capacitor is recommended, generally 0.1 μ F to 1 μ F to ensure plenty of gate drive for the internal switches and a consistently low $R_{DS(on)}$. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage.

Below are the recommended typical output voltage inductor and capacitor combinations for optimized total solution size.

P/N	V _{OUT} (V)	R1 (k Ω)	R2 (k Ω)	L (μH)	C _{OUT} (μ F)
LV284	5	54.9 (1%)	10 (1%)	22	22

P/N	V _{OUT} (V)	R ₁ (kΩ)	R ₂ (kΩ)	L (μH)	C _{OUT} (μF)
LV284	5.7	64.9 (1%)	10 (1%)	22	22
LV284	12	147 (1%)	10 (1%)	22	10

8.2.1.3 Application Performance Curves

Unless otherwise noted, $V_{IN} = 12 \text{ V}$, $L = 22 \mu\text{H}$, $C_{OUT} = 22 \mu\text{F}$, $T_A = 25^\circ\text{C}$




图 8-2. Switching Node and Output Voltage Waveform ($V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{Load} = 1 \text{ A}$)




图 8-3. Load Transient Between 0.1 A and 1 A ($V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$)




图 8-4. Start-up Waveform ($V_{IN} = 18 \text{ V}$, $V_{OUT} = 12 \text{ V}$, $I_{Load} = 800 \text{ mA}$)




图 8-5. Shutdown Waveform ($V_{IN} = 18 \text{ V}$, $V_{OUT} = 12 \text{ V}$, $I_{Load} = 800 \text{ mA}$)




图 8-6. Start-up Waveform ($V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{Load} = 800 \text{ mA}$)




图 8-7. Shutdown Waveform ($V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{Load} = 800 \text{ mA}$)




图 8-8. Eco-mode Operation ($V_{IN} = 12$ V, $V_{OUT} = 5$ V, No Load)

8.3 Power Supply Recommendations

The LV284 is designed to operate from an input voltage supply range between 4 V and 40 V. This input supply must be able to withstand the maximum input current and maintain a voltage above 4 V. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LV284 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LV284, additional bulk capacitance can be required in addition to the ceramic input capacitors.

8.4 Layout

8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The feedback network, resistors R1 and R2, must be kept close to the FB pin, and away from the inductor to minimize coupling noise into the feedback pin.
2. The input capacitor C_{IN} must be placed close to the V_{IN} pin. This will reduce copper trace inductance which effects input voltage ripple of the IC.
3. The output capacitor C_{OUT} must be placed close to the junction of L1 and the diode D1. The L1, D1 and C_{OUT} trace must be as short as possible to reduce conducted and radiated noise.
4. The inductor L1 must be placed close to the SW pin to reduce magnetic and electrostatic noise.
5. The ground connection for the diode, C_{IN} and C_{OUT} must be tied to the system ground plane in only one spot (preferably at the C_{OUT} ground point) to minimize conducted noise in the system ground plane.
6. For more detail on switching power supply layout considerations see Application Note AN-1149.

8.4.2 Layout Example




图 8-9. Layout Example

9 Device and Documentation Support

9.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.2 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LV2843DDCR	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A03X
LV2843DDCR.A	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A03X

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4214841/E 08/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月