











LMX2485Q-Q1

ZHCSEI5A - MARCH 2013-REVISED JANUARY 2016

# LMX2485Q-Q1 具有 800MHz 整数 PLL 的 500MHz 至 3.1GHz 高性能 Δ-Σ 低功耗双路 PLLatinum™频率合成器

## 1 特性

- 实现低分频系数分频的四模预分频器
  - 射频 (RF) 锁相环 (PLL): 8/9/12/13 或 16/17/20/21
  - 中频 (IF) PLL: 8/9 或 16/17
- 高级 Δ-Σ 分频补偿
  - 12 位或 22 位可选分频模量
  - 最高可达四阶的可编程 Δ-Σ 调制器
- 提升了锁定时间和编程性能
  - 执行单字写操作即可实现快速锁定/周跳减弱
  - 集成超时计数器
- 宽工作频率范围:
  - LMX2485Q-Q1 RF PLL: 500MHz 至 3.1GHz
- 有用的特性
  - 数字锁定检测输出
  - 硬件和软件掉电控制
  - 片上输入倍频器
  - RF 相位检测器频率最高可达 50 MHz
  - 在 2.5V 至 3.6V 电压下运行(I<sub>CC</sub> = 5.0mA)
  - LMX2485Q-Q1 采用汽车级流程制造,符合 AEC-Q100 2 级标准

# 2 应用范围

- 移动电话和基站
- 直接数字调制 应用
- 卫星和有线电视调谐器
- WLAN 标准

## 3 说明

LMX2485Q-Q1 是一款带有辅助性整数 N PLL 的低功耗、高性能  $\Delta$ - $\Sigma$  分数 N PLL。该器件采用 TI 高级工艺制造。

凭借  $\Delta$ - $\Sigma$  架构,低偏移频率下的分数杂波被推至回路 带宽之外的更高频率。将杂波和相位噪声能量推至更高 频率的能力是调制器阶数功能的直接体现。与模拟补偿 不同,LMX2485Q-Q1 采用的数字反馈技术对于温度 变化和晶圆制造工艺变化的抗扰度较高。LMX2485Q-Q1  $\Delta$ - $\Sigma$  调制器经编程最高可达四阶,允许设计人员根 据需要选择最优调制器阶数,从而满足系统对于相位噪声、杂波和锁定时间的要求。

对 LMX2485Q-Q1 进行编程的串行数据通过三线制高速 (20MHz) MICROWIRE 接口进行传输。


LMX2485Q-Q1 提供精确的频率分辨率、低杂波、快速编程以及改变频率的单字写入功能。这使其成为直接数字调制应用的理想选择。此类应用的 N 计数器通过信息直接调制。LMX2485Q-Q1 采用 4.0mm × 4.0mm × 0.8mm 24 引脚超薄型四方扁平无引线 (WQFN) 封装。

## 器件信息(1)

器件型号	封装	封装尺寸 (标称值)				
LMX2485Q-Q1	WQFN (24)	4.00mm x 4.00mm				

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 功能方框图





# 目录

1	特性 1	8.2 Functional Block Diagram	19
2	应用范围 1	8.3 Feature Description	19
3	说明1	8.4 Device Functional Modes	25
4	修订历史记录	8.5 Programming	26
5	Pin Configuration and Functions	8.6 Register Maps	28
5 6	Specifications	9 Application and Implementation	40
U	6.1 Absolute Maximum Ratings	9.1 Application Information	40
	G .	9.2 Typical Application	41
	6.2 ESD Ratings – Commercial	10 Power Supply Recommendations	
	6.3 ESD Ratings – Automotive	11 Layout	
	6.5 Thermal Information	11.1 Layout Guidelines	43
	6.6 Electrical Characteristics 5	11.2 Layout Example	
	6.7 Timing Characteristics	12 器件和文档支持	
	on thing one determined		
	6.8 Typical Characteristics	12.1 社区资源	44
7	6.8 Typical Characteristics	12.1 社区资源 12.2 商标	
7	Parameter Measurement Information 14	12.2 商标	44
	Parameter Measurement Information	12.2 商标 12.3 静电放电警告	44 44
7 8	Parameter Measurement Information 14	12.2 商标 12.3 静电放电警告	44 44 44

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


#### Changes from Original (March 2013) to Revision A

Page

已添加引脚配置和功能部分,ESD 额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分.......



# 5 Pin Configuration and Functions



# **Pin Functions**

PIN NAME NO.			PERCEINTION	
		I/O	DESCRIPTION	
CE	10	I	Chip Enable control pin. Must be pulled high for normal operation.	
CLK	8	I	MICROWIRE Clock. High-impedance CMOS Clock input. Data for the various counters is clocked into the 24 bit shift register on the rising edge	
CPoutIF	16	0	IF PLL charge pump output	
CPoutRF	1	0	RF PLL charge pump output.	
DATA	7	I	MICROWIRE Data. High-impedance binary serial data input.	
ENOSC	19	I	Oscillator enable. When this is set to high, the OSCout pin is enabled regardless of the state of other pins or register bits.	
FinIF	13	I	IF PLL high-frequency input pin.	
FinRF	4	I	RF PLL high-frequency input pin.	
FinRF*	5	I	RF PLL complementary high-frequency input pin. Shunt to ground with a 100-pF capacitor.	
FLoutRF	23	0	RF PLL Fastlock Output. Also functions as Programmable TRI-STATE CMOS output.	
Ftest/LD	12	0	Test frequency output / Lock Detect.	
GND	0	_	Ground Substrate. This is on the bottom of the package and must be grounded.	
GND	2	_	RF PLL analog ground.	
GND	15	_	IF PLL digital ground.	
LE	6	I	MICROWIRE Load Enable. High impedance CMOS input. Data stored in the shift registers is loaded into the internal latches when LE goes HIGH	
NC	21	I	This pin must be left open.	
OSCin	20	1	Input for TCXO signal.	
OSCout	18	0	Buffered output of the OSCin signal.	
VddRF1	3	_	RF PLL analog power supply.	
VddRF2	9	_	Power supply for RF PLL digital circuitry.	
VddRF3	22	_	Power supply for RF PLL digital circuitry.	
VddRF4	24	_	RF PLL analog power supply.	
VddIF1	14	_	IF PLL analog power supply.	
VddIF2	17	_	IF PLL power supply.	



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{CC}$	Power supply voltage	-0.3	4.25	V
$V_{i}$	Voltage on any pin with GND = 0 V	-0.3	$V_{CC} + 0.3$	V
TL	Lead temperature (solder 4 sec.)		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings – Commercial

				VALUE	UNIT
			Human-body model (HBM)	±2000	
	$V_{(ESD)}$	Electrostatic discharge <sup>(1)</sup>	Charged-device model (CDM)	±750	V
			Machine model (MM)	±200	

<sup>(1)</sup> This is a high performance RF device is ESD-sensitive. Handling and assembly of this device should be done at an ESD free workstation.

#### 6.3 ESD Ratings – Automotive

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	V
			±200	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MII	NOM	MAX	UNIT
V <sub>CC</sub>	Power supply voltage (1)	2.	5 3	3.6	٧
T <sub>A</sub>	Operating temperature	-4	0 25	105	°C

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. The voltage at all the power supply pins of VddRF1, VddRF2, VddRF3, VddRF4, VddRF5, VddIF1 and VddIF2 must be the same. V<sub>CC</sub> will be used to refer to the voltage at these pins and I<sub>CC</sub> will be used to refer to the sum of all currents through all these power pins.

#### 6.5 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RTW (WQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	24	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). ( $V_{CC} = 3V$ ; -40°C  $\leq T_A \leq$  +105°C unless otherwise specified).

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
Icc PARAMETER	 !\$						
I <sub>CC</sub> RF	Power supply current, RF synthesizer	IF PLL OFF RF PLL ON Charge Pump TRI	-STATE		3.3		mA
I <sub>CC</sub> IF	Power supply current, IF synthesizer	IF PLL ON RF PLL OFF Charge Pump TRI-STATE			1.7		mA
I <sub>CC</sub> TOTAL	Power supply current, entire synthesizer	IF PLL ON RF PLL ON Charge Pump TRI	-STATE		5		mA
I <sub>CC</sub> PD	Power-down current	CE = ENOSC = 0V CLK, DATA, LE = 0V			1	10	μΑ
RF SYNTHESIZE	R PARAMETERS			,			
f <sub>FinRF</sub>	Operating frequency <sup>(1)</sup>	RF_P = 8 RF_P = 16		500 500		2000 3100	MHz
PFinRF	Input sensitivity	111 _1 = 10		-15		0	dBm
f <sub>PD</sub>	Phase detector frequency <sup>(2)</sup>			10		50	MHz
		$RF\_CPG = 0$ $V_{CPoutRF} = V_{CC}/2$			95		
I <sub>CPoutRF</sub> SRCE	RF charge pump source current <sup>(3)</sup>	$RF\_CPG = 1$ $V_{CPoutRF} = V_{CC}/2$			190		μΑ
	Current						
		$RF\_CPG = 15$ $V_{CPoutRF} = V_{CC}/2$			1520		
		$RF\_CPG = 0$ $V_{CPoutRF} = V_{CC}/2$			-95		
I <sub>CPoutRF</sub> SINK	RF charge pump sink current <sup>(3)</sup>	$RF\_CPG = 1$ $V_{CPoutRF} = V_{CC}/2$			-190		μΑ
		$RF\_CPG = 15$ $V_{CPoutRF} = V_{CC}/2$			-1520		
I <sub>CPoutRF</sub> TRI	RF charge pump TRI-STATE current magnitude	0.5 ≤ V <sub>CPoutRF</sub> ≤ V	<sub>CC</sub> – 0.5		2	10	nA
I <sub>CPoutRF</sub> %MIS	Magnitude of RF CP sink vs	$V_{CPoutRF} = V_{CC}/2$	RF_CPG > 2		3%	10%	
CPoutRF /olvilo	CP source mismatch	$T_A = 25^{\circ}C$	RF_CPG ≤ 2		3%	13%	
I <sub>CPoutRF</sub> %T	Magnitude of RF CP current vs temperature	$V_{CPoutRF} = V_{CC}/2$			4%		
IF SYNTHESIZEF	RPARAMETERS						
f <sub>FinIF</sub>	Operating Frequency			75		800	MHz
PFinIF	IF Input Sensitivity			-10		5	dBm
f <sub>COMP</sub>	Phase Detector Frequency					10	MHz
I <sub>CPoutIF</sub> SRCE	IF Charge Pump Source Current	$V_{CPoutlF} = V_{CC}/2$			3.5		mA
I <sub>CPoutIF</sub> SINK	IF Charge Pump Sink Current	$V_{CPoutlF} = V_{CC}/2$			-3.5		mA
I <sub>CPoutIF</sub> TRI	IF Charge Pump TRI-STATE Current Magnitude	$0.5 \le V_{CPoutlF} \le V_{CPoutlF}$	<sub>CC</sub> RF -0.5		2	10	nA
I <sub>CPoutIF</sub> %MIS	Magnitude of IF CP sink vs CP source mismatch	$V_{CPoutlF} = V_{CC}/2$ $T_A = 25^{\circ}C$			1%	8%	
	-						

 <sup>(1)</sup> A slew rate of at least 100 V/uS is recommended for frequencies below 500 MHz for optimal performance.
 (2) For Phase Detector Frequencies above 20 MHz, Cycle Slip Reduction (CSR) may be required. Legal divide ratios are also required.

Refer to table in Table 25 for complete listing of charge pump currents.



### **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). ( $V_{CC} = 3V$ ;  $-40^{\circ}C \le T_A \le +105^{\circ}C$  unless otherwise specified).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CPoutIF</sub> %V	Magnitude of IF CP Current vs. CP Voltage	$0.5 \le V_{CPoutlF} \le V_{CC}$ -0.5 $T_A = 25^{\circ}C$		4%	10%	
I <sub>CPoutIF</sub> %TEMP	Magnitude of IF CP current vs temperature	$V_{CPoutIF} = V_{CC}/2$		4%		
OSCILLATOR PA	ARAMETERS					
	On all the second from the second	OSC2X = 0	5		110	MHz
f <sub>OSCin</sub>	Oscillator operating frequency	OSC2X = 1	5		20	MHz
V <sub>OSCin</sub>	Oscillator input sensitivity		0.5		V <sub>CC</sub>	$V_{P-P}$
I <sub>OSCin</sub>	Oscillator input current		-100		100	μA
SPURS						
	Spurs in band	See (4)		-55		dBc
PHASE NOISE					'	
	RF RF synthesizer normalized phase noise contribution (5)	RF_CPG = 0		-202		
		RF_CPG = 1		-202		dBc/Hz
L <sub>F1Hz</sub> RF		RF_CPG = 3		-206		
		RF_CPG = 7		-208		
		RF_CPG = 15		-210		
L <sub>F1Hz</sub> IF	IF synthesizer normalized phase noise contribution			-209		dBc/Hz
DIGITAL INTERF	FACE (DATA, CLK, LE, ENOSC, (	CE, Ftest/LD, FLoutRF)				
V <sub>IH</sub>	High-level input voltage		1.6		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage				0.4	V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CC}$	-5		5	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V	-5		5	μA
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 0.4			٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 500 μA			0.4	V

<sup>(4)</sup> In order to measure the in-band spur, the fractional word is chosen such that when reduced to lowest terms, the fractional numerator is one. The spur offset frequency is chosen to be the comparison frequency divided by the reduced fractional denominator. The loop bandwidth must be sufficiently wide to negate the impact of the loop filter. Measurement conditions are: Spur Offset Frequency = 10 kHz, Loop Bandwidth = 100 kHz, Fraction = 1/2000, Comparison Frequency = 20 MHz, RF\_CPG = 7, DITH = 0, and a 4th Order Modulator (FM = 0). These are relatively consistent over tuning range.


<sup>(5)</sup> Normalized Phase Noise Contribution is defined as: L<sub>N</sub>(f) = L(f) – 20log(N) – 10log(f<sub>COMP</sub>) where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz Bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. Measurement conditions are: Offset Frequency = 11 kHz, Loop Bandwidth = 100 kHz for RF\_CPG = 7, Fraction = 1/2000, Comparison Frequency = 20 MHz, FM = 0, DITH = 0.



# 6.7 Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT		
MICROWIRE INTERFACE TIMING							
t <sub>CS</sub>	Data to Clock Set Up Time	See Figure 1	25		ns		
t <sub>CH</sub>	Data to Clock Hold Time	See Figure 1	8		ns		
t <sub>CWH</sub>	Clock Pulse Width High	See Figure 1	25		ns		
t <sub>CWL</sub>	Clock Pulse Width Low	See Figure 1	25		ns		
t <sub>ES</sub>	Clock to Load Enable Set Up Time	See Figure 1	25		ns		
t <sub>EW</sub>	Load Enable Pulse Width	See Figure 1	25		ns		




**Figure 1. Microwire Input Timing Diagram** 



## 6.8 Typical Characteristics


## 6.8.1 Sensitivity





# Sensitivity (continued)

Typical characteristics do not imply any sort of specification. Ensured specifications are in the *Electrical Characteristics* section.



## 6.8.2 FinRF Input Impedance




Figure 10. FinRF Input Impedance

Table 1. RF PLL Input Impedance

FREQUENCY (MHz)	REAL (Ω)	IMAGINARY (Ω)
50	670	-276
100	531	-247
200	452	-209
300	408	-212
400	373	-222
500	337	-231
600	302	-237
700	270	-239
800	241	-236
900	215	-231
1000	192	-221
1100	172	-218
1200	154	-209



# FinRF Input Impedance (continued)

# Table 1. RF PLL Input Impedance (continued)

FREQUENCY (MHz)	REAL (Ω)	IMAGINARY (Ω)
1300	139	-200
1400	127	-192
1500	114	-184
1600	104	-175
1700	96	-168
1800	88	-160
1900	80	-153
2000	74	-147
2200	64	-134
2400	56	-123
2600	50	-113
2800	45	-103
3000	39	-94
3200	37	-86
3400	33	-78
3600	30	-72
3800	28	-69
4000	26	-66



## 6.8.3 FinIF Input Impedance




Figure 11. FinIF Input Impedance

Table 2. IF PLL Input Impedance

	FinIF INPUT IMPEDANCE	
FREQUENCY (MHz)	REAL (Ω)	IMAGINARY (Ω)
50	583	-286
75	530	-256
100	499	-241
200	426	-209
300	384	-209
400	347	-219
500	310	-224
600	276	-228
700	244	-228
800	216	-223
900	192	-218
1000	173	-208



## 6.8.4 OSCin Input Impedance





Figure 12. OSCin Input Impedance Magnitude

Table 3. OSCin Input Impedance

FREQUENCY		POWERED-UP			POWERED-DOWN			
(MHz)	REAL	IMAGINARY	MAGNITUDE	REAL	IMAGINARY	MAGNITUDE		
5	1730	-3779	4157	392	-8137	8146		
10	846	-2236	2391	155	-4487	4490		
20	466	-1196	1284	107	-2215	2217		
30	351	-863	932	166	-1495	-1504		
40	316	-672	742	182	-1144	1158		
50	278	-566	631	155	-912	925		
60	261	-481	547	153	-758	774		
70	252	-425	494	154	-652	669		
80	239	-388	456	147	-576	595		
90	234	-358	428	145	-518	538		
100	230	-337	407	140	-471	492		
110	225	-321	392	138	-436	458		
120	219	-309	379	133	-402	123		
130	214	-295	364	133	133 –374			
140	208	-285	353	132	-349	373		
150	207	-279	348	133	-329	355		



#### 6.8.5 Currents





#### 7 Parameter Measurement Information

#### 7.1 Bench Test Set-Ups

#### 7.1.1 Charge Pump Current Measurement Procedure




Figure 19. Setup for Charge Pump Current Measurement

Figure 19 shows the test procedure for testing the RF and IF charge pumps. These tests include absolute current level, mismatch, and leakage measurement. In order to measure the charge pump currents, a signal is applied to the high-frequency input pins. The reason for this is to specify that the phase detector gets enough transitions in order to be able to change states. If no signal is applied, it is possible that the charge pump current reading will be low due to the fact that the duty cycle is not 100%. The OSCin Pin is tied to the supply. The charge pump currents can be measured by simply programming the phase detector to the necessary polarity. For instance, in order to measure the RF charge pump, a 10-MHz signal is applied to the FinRF pin. The source current can be measured by setting the RF PLL phase detector to a positive polarity, and the sink current can be measured by setting the phase detector to a negative polarity. The IF PLL currents can be measured in a similar way.

#### NOTE

The magnitude of the RF PLL charge pump current is controlled by the RF\_CPG bit. Once the charge pump currents are known, the mismatch can be calculated as well. In order to measure leakage, the charge pump is set to a TRI-STATE mode by enabling the RF\_CPT and IF\_CPT bits. The table below shows a summary of the various charge pump tests.

**Table 4. Programmable Settings for Charge Pump Current Measurement** 

CURRENT TEST	RF_CPG	RF_CPP	RF_CPT	IF_CPP	IF_CPT
RF Source	0 to 15	0	0	X	X
RF Sink	0 to 15	1	0	X	X
RF TRI-STATE	X	X	1	X	X
IF Source	X	X	X	0	0
IF Sink	X	X	X	1	0
IF TRI-STATE	X	X	X	X	1



# 7.1.2 Charge Pump Current Specification Definitions




Figure 20. Charge Pump Current Definitions

I1 = Charge Pump Sink Current at V<sub>CPout</sub> = Vcc - ΔV

I2 = Charge Pump Sink Current at V<sub>CPout</sub> = Vcc/2

I3 = Charge Pump Sink Current at  $V_{CPout} = \Delta V$ 

I4 = Charge Pump Source Current at  $V_{CPout} = Vcc - \Delta V$ 

I5 = Charge Pump Source Current at V<sub>CPout</sub> = Vcc/2

I6 = Charge Pump Source Current at  $V_{CPout} = \Delta V$ 

 $\Delta V$  = Voltage offset from the positive and negative supply rails. Defined to be 0.5 V for this part.

 $v_{\text{CPout}}$  refers to either  $V_{\text{CPoutRF}}$  or  $V_{\text{CPoutIF}}$ 

 $I_{CPout}$  refers to either  $I_{CPoutRF}$  or  $I_{CPoutIF}$ 

## 7.1.2.1 Charge Pump Output Current Variation vs Charge Pump Output Voltage

$$I_{CPout} \ V_{s} \ V_{CPout} = \frac{(|11| - |13|)}{(|11| + |13|)} \times 100\%$$

$$= \frac{(|14| - |16|)}{(|14| + |16|)} \times 100\%$$
(1)

#### 7.1.2.2 Charge Pump Sink Current vs Charge Pump Output Source Current Mismatch

$$I_{CPout}$$
 Sink Vs  $I_{CPout}$  Source =  $\frac{|12| - |15|}{\frac{1}{2}(|12| + |15|)} \times 100\%$  (2)



# 7.1.2.3 Charge Pump Output Current Variation vs Temperature

$$I_{CPout} \text{ Vs } T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25^{\circ}C}}{|I_{2}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25^{\circ}C}}{|I_{5}||_{T_{A} = 25^{\circ}C}} \times 100\%$$
(3)



#### 7.1.3 Sensitivity Measurement Procedure




Figure 21. Setup for Sensitivity Measurement

**Table 5. Programmable Settings for Sensitivity Measurement** 

FREQUENCY INPUT PIN	DC-BLOCKING CAPACITOR	CORRESPONDING COUNTER	DEFAULT COUNTER VALUE	MUX VALUE
OSCin	1000 pF	RF_R / 2	50	14
FinRF	100 pF// 1000 pF	RF_N / 2	502 + 2097150 / 4194301	15
FinIF	100 pF	IF_N / 2	534	13
OSCin	1000 pF	IF_R / 2	50	12

Sensitivity is defined as the power level limits beyond which the output of the counter being tested is off by 1 Hz or more of its expected value. It is typically measured over frequency, voltage, and temperature. In order to test sensitivity, the MUX[3:0] word is programmed to the appropriate value. The counter value is then programmed to a fixed value and a frequency counter is set to monitor the frequency of this pin. The expected frequency at the Ftest/LD pin should be the signal generator frequency divided by twice the corresponding counter value. The factor of two comes in because the LMX2485Q-Q1 has a flip-flop which divides this frequency by two to make the duty cycle 50% in order to make it easier to read with the frequency counter. The frequency counter input impedance should be set to high impedance. In order to perform the measurement, the temperature, frequency, and voltage is set to a fixed value and the power level of the signal is varied.

#### NOTE

The power level at the part is assumed to be 4 dB less than the signal generator power level. This accounts for 1 dB for cable losses and 3 dB for the pad.

The power level range where the frequency is correct at the Ftest/LD pin to within 1-Hz accuracy is recorded for the sensitivity limits. The temperature, frequency, and voltage can be varied in order to produce a family of sensitivity curves. Because this is an open-loop test, the charge pump is set to TRI-STATE and the unused side of the PLL (RF or IF) is powered down when not being tested. For this part, there are actually four frequency input pins, although there is only one frequency test pin (Ftest/LD). The conditions specific to each pin are shown in above table.

#### **NOTE**

For the RF N counter, a fourth order fractional modulator is used in 22-bit mode with a fraction of 2097150 / 4194301 is used. The reason for this long fraction is to test the RF N counter and supporting fractional circuitry as completely as possible.



#### 7.1.4 Input Impedance Measurement Procedure




Figure 22. Setup for Input Impedance Measurement

Figure 22 shows the test set-up used for measuring the input impedance for the LMX2485Q-Q1. The DCblocking capacitor used between the input SMA connector and the pin being measured must be changed to a 0-Ω resistor. This procedure applies to the FinRF, FinIF, and OSCin pins. The basic test procedure is to calibrate the network analyzer, ensure that the part is powered up, and then measure the input impedance. The network analyzer can be calibrated by using either calibration standards or by soldering resistors directly to the evaluation board. An open can be implemented by putting no resistor, a short can be implemented by soldering a 0-Ω resistor as close as possible to the pin being measured, and a short can be implemented by soldering two 100-Ω resistors in parallel as close as possible to the pin being measured. Calibration is done with the PLL removed from the PCB. This requires the use of a clamp down fixture that may not always be generally available. If no clamp down fixture is available, then this procedure can be done by calibrating up to the point where the DCblocking capacitor usually is, and then implementing port extensions with the network analyzer. The  $0-\Omega$  resistor is added back for the actual measurement. Once the set-up is calibrated, it is necessary to ensure that the PLL is powered up. This can be done by toggling the power down bits (RF\_PD and IF\_PD) and observing that the current consumption indeed increases when the bit is disabled. Sometimes it may be necessary to apply a signal to the OSCin pin in order to program the part. If this is necessary, disconnect the signal once it is established that the part is powered up. It is useful to know the input impedance of the PLL for the purposes of debugging RF problems and designing matching networks. Another use of knowing this parameter is make the trace width on the PCB such that the input impedance of this trace matches the real part of the input impedance of the PLL frequency of operation. In general, it is good practice to keep trace lengths short and make designs that are relatively resistant to variations in the input impedance of the PLL.




# 8 Detailed Description

#### 8.1 Overview

The LMX2485Q-Q1 consists of integrated N counters, R counters, and charge pumps. The TCXO, VCO and loop filter are supplied external to the chip.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Tcxo, Oscillator Buffer, and R Counter

The oscillator buffer must be driven single-ended by a signal source, such as a TCXO. The OSCout pin is included to provide a buffered output of this input signal and is active when the OSC\_OUT bit is set to one. The ENOSC pin can be also pulled high to ensure that the OSCout pin is active, regardless of the status of the registers in the LMX2485Q-Q1.

The R counter divides this TXCO frequency down to the comparison frequency.

#### 8.3.2 Phase Detector

The maximum phase detector operating frequency for the IF PLL is straightforward, but it is a little more involved for the RF PLL because it is fractional. The maximum phase detector frequency for the LMX2485Q-Q1 RF PLL is 50 MHz. However, this is not possible in all circumstances due to illegal divide ratios of the N counter. The crystal reference frequency also limits the phase detector frequency, although the doubler helps with this limitation. There are trade-offs in choosing the phase detector frequency. If this frequency is run higher, then phase noise will be lower, but lock time may be increased due to cycle slipping and the capacitors in the loop filter may become rather large.

## 8.3.3 Charge Pump

For the majority of the time, the charge pump output is high impedance, and the only current through this pin is the TRI-STATE leakage. However, it does put out fast correction pulses that have a width that is proportional to the phase error presented at the phase detector.

The charge pump converts the phase error presented at the phase detector into a correction current. The magnitude of this current is theoretically constant, but the duty cycle is proportional to the phase error. For the IF PLL, this current is not programmable, but for the RF PLL it is programmable in 16 steps. Also, the RF PLL allows for a higher charge pump current to be used when the PLL is locking in order to reduce the lock time.



### **Feature Description (continued)**

#### 8.3.4 Loop Filter

The loop filter design can be rather involved. In addition to the regular constraints and design parameters, delta-sigma PLLs have the additional constraint that the order of the loop filter should be one greater than the order of the delta sigma modulator. This rule of thumb comes from the requirement that the loop filter must roll off the delta sigma noise at 20 dB/decade faster than it rises. However, because the noise can not have infinite power, it must eventually roll off. If the loop bandwidth is narrow, this requirement may not be necessary. For the purposes of discussion in this datasheet, the pole of the loop filter at 0 Hz is not counted. So a second order filter has 3 components, a 3rd order loop filter has 5 components, and the 4th order loop filter has 7 components. Although a 5th order loop filter is theoretically necessary for use with a 4th order modulator, typically a 4th order filter is used in this case. The loop filter design, especially for higher orders can be rather involved, but there are many simulation tools and references available, such as the one given at the end of the functional description block.

#### 8.3.5 N Counters and High Frequency Input Pins

The N counter divides the VCO frequency down to the comparison frequency. Because prescalers are used, there are limitations on how small the N value can be. The N counters are discussed in greater depth in the *Programming* section. Because the input pins to these counters (FinRF and FinIF) are high frequency, layout considerations are important.

#### 8.3.5.1 High Frequency Input Pins, FinRF and FinIF

It is generally recommended that the VCO output go through a resistive pad and then through a DC-blocking capacitor before it gets to these high frequency input pins. If the trace length is sufficiently short (< 1/10th of a wavelength), then the pad may not be necessary, but a series resistor of about 39  $\Omega$  is still recommended to isolate the PLL from the VCO. The DC-blocking capacitor should be chosen at least to be 27 pF, depending on frequency. It may turn out that the frequency is above the self-resonant frequency of the capacitor, but because the input impedance of the PLL tends to be capacitive, it actually is a benefit to exceed the tune frequency. The pad and the DC-blocking capacitor should be placed as close to the PLL as possible

#### 8.3.5.2 Complementary High Frequency Pin, FinRF\*

These inputs may be used to drive the PLL differentially, but it is very common to drive the PLL in a single ended fashion. A shunt capacitor should be placed at the FinRF\* pin. The value of this capacitor should be chosen such that the impedance, including the ESR of the capacitor, is as close to an AC short as possible at the operating frequency of the PLL. 100 pF is a typical value, depending on frequency.

#### 8.3.6 Digital Lock Detect Operation

The RF PLL digital lock detect circuitry compares the difference between the phase of the inputs of the phase detector to a RC generated delay of  $\epsilon$ . To indicate a locked state (Lock = HIGH) the phase error must be less than the  $\epsilon$  RC delay for 5 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately  $\delta$ . To indicate an out of lock state (Lock = LOW), the phase error must become greater  $\delta$ . The values of  $\epsilon$  and  $\delta$  are dependent on which PLL is used and are shown in Table 6:

**Table 6. Programmable Digital Lock Detect Settings** 

PLL	3	δ
RF	10 ns	20 ns
IF	15 ns	30 ns

When the PLL is in the power-down mode and the Ftest/LD pin is programmed for the lock detect function, it is forced LOW. The accuracy of this circuit degrades at higher comparison frequencies. To compensate for this, the DIV4 word should be set to one if the comparison frequency exceeds 20 MHz. The function of this word is to divide the comparison frequency presented to the lock detect circuit by 4.

#### **NOTE**

If the MUX[3:0] word is set such as to view lock detect for both PLLs, an unlocked (LOW) condition is shown whenever either one of the PLLs is determined to be out of lock.






Figure 23. Digital Lock Detect Flowchart

21

#### 8.3.7 Cycle Slip Reduction and Fastlock

The LMX2485Q-Q1 offers both cycle slip reduction (CSR) and Fastlock with timeout counter support. This means that it requires no additional programming overhead to use them. It is generally recommended that the charge pump current in the steady-state be 8X or less in order to use cycle slip reduction, and 4X or less in steady-state in order to use Fastlock. The next step is to decide between using Fastlock or CSR. This determination can be made based on the ratio of the comparison frequency (f<sub>COMP</sub>) to loop bandwidth (BW).

Table 7. Cycle Slip/Fastlock Usage

COMPARISON FREQUENCY (f <sub>COMP</sub> )	FASTLOCK	CYCLE SLIP REDUCTION (CSR)
f <sub>COMP</sub> ≤ 1.25 MHz		Likely to provide a benefit, provided that
1.25 MHz < f <sub>COMP</sub> ≤ 2 MHz	Marginally better than CSR	f <sub>COMP</sub> > 100 X BW
f <sub>COMP</sub> > 2 MHz	Same or worse than CSR	

#### 8.3.7.1 Cycle Slip Reduction (CSR)

Cycle slip reduction works by reducing the comparison frequency during frequency acquisition while keeping the same loop bandwidth, thereby reducing the ratio of the comparison frequency to the loop bandwidth. In cases where the ratio of the comparison frequency exceeds about 100 times the loop bandwidth, cycle slipping can occur and significantly degrade lock times. The greater this ratio, the greater the benefit of CSR. This is typically the case of high comparison frequencies. In circumstances where there is not a problem with cycle slipping, CSR provides no benefit. There is a glitch when CSR is disengaged, but because CSR should be disengaged long before the PLL is actually in lock, this glitch is not an issue. A good rule of thumb for CSR disengagement is to do this at the peak time of the transient response. Because this time is typically much sooner than Fastlock should be disengaged, it does not make sense to use CSR and Fastlock in combination.

#### 8.3.7.2 Fastlock

Fastlock works by increasing the loop bandwidth only during frequency acquisition. In circumstances where the comparison frequency is less than or equal to 2 MHz, Fastlock may provide a benefit beyond what CSR can offer. Because Fastlock also reduces the ratio of the comparison frequency to the loop bandwidth, it may provide a significant benefit in cases where the comparison frequency is above 2 MHz. However, CSR can usually provide an equal or larger benefit in these cases, and can be implemented without using an additional resistor. The reason for this restriction on frequency is that Fastlock has a glitch when it is disengaged. As the time of engagement for Fastlock decreases and becomes on the order of the fast lock time, this glitch grows and limits the benefits of Fastlock. This effect becomes worse at higher comparison frequencies. There is always the option of reducing the comparison frequency at the expense of phase noise in order to satisfy this constraint on comparison frequency. Despite this glitch, there is still a net improvement in lock time using Fastlock in these circumstances. When using Fastlock, it is also recommended that the steady-state charge pump state be 4X or less. Also, Fastlock was originally intended only for second order filters, so when implementing it with higher order filters, the third and fourth poles can not be too close in, or it will not be possible to keep the loop filter well optimized when the higher charge pump current and Fastlock resistor are engaged.

#### 8.3.7.3 Using Cycle Slip Reduction (CSR) to Avoid Cycle Slipping

Once it is decided that CSR is to be used, the cycle slip reduction factor needs to be chosen. The available factors are 1/2, 1/4, and 1/16. In order to preserve the same loop characteristics, TI recommends that Equation 4 be satisfied:

(Fastlock Charge Pump Current) / (Steady-State Charge Pump Current) = CSR

In order to satisfy this constraint, the maximum charge pump current in steady-state is 8X for a CSR of 1/2, 4X for a CSR of 1/4, and 1X for a CSR of 1/16. Because the PLL phase noise is better for higher charge pump currents, it makes sense to choose CSR only as large as necessary to prevent cycle slipping. Choosing it larger than this will not improve lock time, and will result in worse phase noise.

(4)



Κ

1

2

3

8 9

16

Consider an example where the desired loop bandwidth in steady-state is 100 kHz and the comparison frequency is 20 MHz. This yields a ratio of 200. Cycle slipping may be present, but would not be too severe if it was there. If a CSR factor of 1/2 is used, this would reduce the ratio to 100 during frequency acquisition, which is probably sufficient. A charge pump current of 8X could be used in steady-state, and a factor of 16X could be used during frequency acquisition. This yields a ratio of 1/2, which is equal to the CSR factor and this satisfies the above constraint. In this circumstance, it could also be decided to just use 16X charge pump current all the time, because it would probably have better phase noise, and the degradation in lock time would not be too severe.

#### 8.3.7.4 Using Fastlock to Improve Lock Times




Figure 24. Loop Filter with Fastlock Resistor

Once it is decided that Fastlock is to be used, the loop bandwidth multiplier, K, is needed in order to determine the theoretical impact of Fastlock on the loop bandwidth and the resistor value, R2p, that is switched in parallel during Fastlock. This ratio is calculated in Equation 5:

4.00 X

rabio or rac	rabio of radiiook coago										
LOOP BANDWIDTH	R2P VALUE	LOCK TIME									
1.00 X	Open	100 %									
1.41 X	R2/0.41	71 %									
1.73 X	R2/0.73	58%									
2.00 X	R2	50%									
2.83 X	R2/1.83	35%									
3.00 X	R2/2	33%									

R2/3

Table 8. Fastlock Usage

The above table shows how to calculate the Fastlock resistor and theoretical lock time improvement, once the ratio , K, is known. This all assumes a second order filter (not counting the pole at 0 Hz). However, it is generally recommended that the loop filter order be one greater than the order of the delta sigma modulator, which means that a second order filter is never recommended. In this case, the value for R2p is typically about 80% of what it would be for a second order filter. Because the Fastlock disengagement glitch gets larger and it is harder to keep the loop filter optimized as the K value becomes larger, designing for the largest possible value for K usually, but not always yields the best improvement in lock time. To get a more accurate estimate requires more simulation tools, or trial and error.

#### 8.3.7.5 Capacitor Dielectric Considerations for Lock Time

The LMX2485Q-Q1 has a high fractional modulus and high charge pump gain for the lowest possible phase noise. One consideration is that the reduced N value and higher charge pump may cause the capacitors in the loop filter to become larger in value. For larger capacitor values, it is common to have a trade-off between capacitor dielectric quality and physical size. Using film capacitors or NPO/COG capacitors yields the best possible lock times, where as using X7R or Z5R capacitors can increase lock time by 0-500%. However, it is a general tendency that designs that use a higher compare frequency tend to be less sensitive to the effects of capacitor dielectrics. Although the use of lesser quality dielectric capacitors may be unavoidable in many circumstances, allowing a larger footprint for the loop filter capacitors, using a lower charge pump current, and reducing the fractional modulus are all ways to reduce capacitor values. Capacitor dielectrics have very little impact on phase noise and spurs.

(5)

25%



#### 8.3.8 Fractional Spur and Phase Noise Controls

Control of the fractional spurs is more of an art than an exact science. The first differentiation that needs to be made is between primary fractional and sub-fractional spurs. The primary fractional spurs are those that occur at increments of the channel spacing only. The sub-fractional spurs are those that occur at a smaller resolution than the channel spacing, usually one-half or one-fourth. There are trade-offs between fractional spurs, sub-fractional spurs, and phase noise. The rules of thumb presented in this section are just that. There will be exceptions. The bits that impact the fractional spurs are FM and DITH, and these bits should be set in this order.

The first step to do is choose FM, for the delta sigma modulator order. TI recommends to start with FM = 3 for a third order modulator and use strong dithering. In general, there is a trade-off between primary and sub-fractional spurs. Choosing the highest order modulator (FM = 0 for 4th order) typically provides the best primary fractional spurs, but the worst sub-fractional spurs. Choosing the lowest modulator order (FM = 2 for 2nd order), typically gives the worst primary fractional spurs, but the best sub-fractional spurs. Choosing FM = 3, for a 3rd order modulator is a compromise.

The second step is to choose DITH, for dithering. Dithering has a very small impact on primary fractional spurs, but a much larger impact on sub-fractional spurs. The only problem is that it can add a few dB of phase noise, or even more if the loop bandwidth is very wide. Disabling dithering (DITH = 0), provides the best phase noise, but the sub-fractional spurs are worst (except when the fractional numerator is 0, and in this case, they are the best). Choosing strong dithering (DITH = 2) significantly reduces sub-fractional spurs, if not eliminating them completely, but adds the most phase noise. Weak dithering (DITH = 1) is a compromise.

The third step is to tinker with the fractional word. Although 1/10 and 400/4000 are mathematically the same, expressing fractions with much larger fractional numerators often improve the fractional spurs. Increasing the fractional denominator only improves spurs to a point. A good practical limit could be to keep the fractional denominator as large as possible, but not to exceed 4095, so it is not necessary to use the extended fractional numerator or denominator.

This steps can be done in different orders and it might take a few iterations to find the optimum performance. Special considerations should be taken for lower frequencies that are below about 100 MHz. In addition squaring up the wave, it is often helpful to use lowest terms fractions instead of highest terms fractions. Also, dithering may turn out to not be so useful. All the things are to introduce a methodical way of thinking about optimizing spurs, not an exact method. There will be exceptions to all these rules.

#### NOTE

For more information concerning delta-sigma PLLs, loop filter design, cycle slip reduction, Fastlock, and many other topics, visit ti.com/wireless. Here there is the EasyPLL simulation tool and an online reference called *PLL Performance*, *Simulation*, *and Design*.



#### 8.4 Device Functional Modes

#### 8.4.1 Power Pins, Power Down, and Power Up Modes

TI recommends that all of the power pins be filtered with a series  $18-\Omega$  resistor and then placing two capacitors shunt to ground, thus creating a low pass filter. Although it makes sense to use large capacitor values in theory, the ESR (Equivalent Series Resistance) is greater for larger capacitors. For optimal filtering minimize the sum of the ESR and theoretical impedance of the capacitor. It is therefore recommended to provide two capacitors of very different sizes for the best filtering. 1  $\mu$ F and 100 pF are typical values. The small capacitor should be placed as close as possible to the pin.

The power down state of the LMX2485Q-Q1 is controlled by many factors. The one factor that overrides all other factors is the CE pin. If this pin is low, the part will be powered down. Asserting a high logic level on this pin is necessary to power up the chip, however, there are other bits in the programming registers that can override this and put the PLL back in a power down state. Provided that the voltage on the CE pin is high, programming the RF\_PD and IF\_PD bits to zero specifies that the part will be powered up. Programming either one of these bits to one will power down the appropriate section of the synthesizer, provided that the ATPU bit does not override this.

Table 9. Powerdown Modes

CE Pin	RF_PD	ATPU BIT ENABLED + N Counter Write	PLL STATE
Low	X	X	Powered Down (Asynchronous)
High	X	Yes	Powered Up
High	0	No	Powered Up
High	1	No	Powered Down (Asynchronous)



### 8.5 Programming

The 24-bit data registers are loaded through a MICROWIRE Interface. These data registers are used to program the R counter, the N counter, and the internal mode control latches. The data format of a typical 24-bit data register is shown below. The control bits CTL [3:0] decode the register address. On the rising edge of LE, data stored in the shift register is loaded into one of the appropriate latches (selected by address bits). Data is shifted in MSB first.

#### NOTE

It is best to program the N counter last, because doing so initializes the digital lock detector and Fastlock circuitry. Note that initialize means it resets the counters, but it does NOT program values into these registers. The exception is when 22-bit is not being used. In this case, it is not necessary to program the R7 register.

**Table 10. Programming Format** 

MSB					LSB
DATA	[21:0]		CTL	[3:0]	
23	4	3	2	1	0

#### 8.5.1 Register Location Truth Table

The control bits CTL [3:0] decode the internal register address. The table below shows how the control bits are mapped to the target control register.

**Table 11. Programmable Registers** 

C3	C2	C1	C0	DATA Location
х	х	x	0	R0
0	0	1	1	R1
0	1	0	1	R2
0	1	1	1	R3
1	0	0	1	R4
1	0	1	1	R5
1	1	0	1	R6
1	1	1	1	R7



#### 8.5.2 Control Register Content Map

Because the LMX2485Q-Q1 registers are complicated, they are organized into two groups, basic and advanced. The first four registers are basic registers that contain critical information necessary for the PLL to achieve lock. The last 5 registers are for features that optimize spur, phase noise, and lock time performance. The next page shows these registers.

Although it is highly recommended that the user eventually take advantage of all the modes of the LMX2485, the quick start register map is shown in order for the user to get the part up and running quickly using only those bits critical for basic functionality. The following default conditions for this programming state are a third order delta-sigma modulator in 12-bit mode with no dithering and no Fastlock.

Table 12. Quick Start Register Map

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA[19:0] (Except for the RF_N Register, which is [22:0])  C3  C2  C1											C0												
R0		RF_N[10:0]							RF_FN[11:0]						•		0							
R1	RF_ PD	RF_P			RF_F	R[5:0]				RF_FD[11:0]					0	0	1	1						
R2	IF_PD										IF_N	[18:0]									0	1	0	1
R3		0001			F	RF_CF	PG[3:0	)]		IF_R[11:0] 0 1 1						1	1							
R4	0	0	1	0	0	0	0	0	1	1	0	0	0	1	1	1	0	0	0	0	1	0	0	1

The complete register map shows all the functionality of all registers, including the last five.

Table 13. Complete Register Map

														_		•								
REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		•		DA	TA[19:	:0] (E)	cept	for the I	RF_N R	egister, w	hich is	[22:0])						С3	C2	C1	C0
R0					RF_	N[10:0	0]				RF_FN[11:0]										0			
R1	RF_ PD	RF_P	RF_P RF_R[5:0] RF_FD[11:0] 0 0 1												1									
R2	IF_ PD		IF_N[18:0] 0 1 0													1								
R3		ACCESS	[3:0]		F	RF_CI	PG[3:	0]						IF_	R[11:0]						0	1	1	1
R4	ATP U	0	1	0	0	0		ITH  :0]		M :0]	0	OSC _2X	OSC _OUT	IF_ CPP	RF_ CPP	IF_P		MU [3:0			1	0	0	1
R5				RF	FD[2	1:12]									RF_FN	I[21:12]					1	0	1	1
R6	CS	SR[1:0] RF_CPF[3:0] RF_TOC[13:0] 1 1 0											0	1										
R7	0	0	0	0	0	0	0	0									1	1	1					



# 8.6 Register Maps

# 8.6.1 R0 Register

#### NOTE

This register has only one control bit, so the N counter value to be changed with a single write statement to the PLL.

# Figure 25. R0 Register

23 13	12 1	0
RF_N[10:0]	RF_FN[11:0]	0

# Table 14. R0 Register Field Descriptions

BIT	FIELD	DESCRIPTION
23-13	RF_N[10:0]	RF N Counter Value The RF N counter contains an 8/9/12/13 and a 16/17/20/21 prescaler. The N counter value can be calculated as follows:
		N = RF_P·RF_C + 4·RF_B + RF_A RF_C ≥Max{RF_A, RF_B}, for N-2^{FM}-1 N+2^{FM} is a necessary condition. This rule is slightly modified in the case where the RF_B counter has an unused bit, where this extra bit is used by the delta-sigma modulator for the purposes of modulation. Consult the tables below for valid operating ranges for each prescaler.
12-1	RF_FN[11:0]	Fractional Numerator for RF PLL
		Refer to Table 33 for a more detailed description of this control word.

# Table 15. Operation with the 8/9/12/13 Prescaler (RF\_P=0)

DE N						RF_N [10:0	]								
RF_N				RF_C [6:0]				RF_E	ß [1:0]	RF_A	\ [1:0]				
<25				N valu	ies less thai	n 25 are pro	hibited.								
25-26		Possible only with a second order delta-sigma engine.													
27-30	Possible only with a second or third order delta-sigma engine.														
31	0	0	0	0	0	1	1	0	1	1	1				
								0							
1023	1	1	1	1	1	1	1	0	1	1	1				
>1023					N values ab	ove 1023 a	re prohibited	l							



# Table 16. Operation with the 16/17/20/21 Prescaler (RF\_P=1)

DE N						RF_N [10:0	]						
RF_N				RF_C [6:0]				RF_B	[1:0]	RF_A	(1:0]		
<49				N valu	es less thar	49 are prol	hibited.						
49-50			Pos	ssible only w	vith a secon	d order delta	a-sigma eng	ine.					
51-54		Possible with a second or third order delta-sigma engine.											
55	0 0 0 0 0 1 1 0 1									1			
						•	•	•	•				
2039	1	1	1	1	1	1	1	0	1	1	1		
2040- 2043				Possible w	rith a second	d or third ord	der delta-sig	ma engine.					
2044- 2045				Possible	only with a	second orde	er delta-sigm	a engine.					
>2045				Νv	alues greate	er than 2045	are prohibi	ted.					

# 8.6.2 R1 Register

# Figure 26. R1 Register

23	22	21 16	15 4	3	2	1	0
RF_P D	RF_ P	RF_R[5:0]	RF_FD[11:0]	0	0	1	1

# **Table 17. R1 Register Field Descriptions**

BIT	FIELD	DESCRIPTION
23	RF_PD	RF Power Down Control Bit
		When this bit is set to 0, the RF PLL operates normally. When it is set to one, the RF PLL is powered down and the RF Charge pump is set to a TRI-STATE mode. The CE pin and ATPU bit also control power down functions, and will override the RF_PD bit. The order of precedence is as follows. First, if the CE pin is LOW, then the PLL will be powered down. Provided this is not the case, the PLL will be powered up if the ATPU bit says to do so, regardless of the state of the RF_PD bit. After the CE pin and the ATPU bit are considered, then the RF_PD bit then takes control of the power down function for the RF PLL.
22	RF_P	RF Prescaler bit
		The prescaler used is determined by this bit.
21-16	RF_R[5:0]	RF R Divider Value
		The RF R Counter value is determined by this control word. Note that this counter does allow values down to one.
		The RF R Counter value is determined by this control word. Note that this counter does allow values down to one.
15-4	RF_FD[11:0]	RF PLL Fractional Denominator
		The function of these bits are described in Table 34.

# Table 18. RF\_R [5:0] -- RF R Divider Value

R Value		RF_R[5:0]													
1	0	0	0	0	0	1									
63	1	1	1	1	1	1									



## Table 19. RF\_P -- RF Prescaler Bit

RF_P	PRESCALER	MAXIMUM FREQUENCY
0	8/9/12/13	2000 MHz
1	16/17/20/21	3000 MHz

## 8.6.3 R2 Register

# Figure 27. R2 Register

23	22 4	3	2	1	0
IF_PD	IF_N[18:0]	0	1	0	1

# **Table 20. R2 Register Field Descriptions**

BIT	FIELD	DESCRIPTION
23	IF_PD	IF Power Down Bit When this bit is set to 0, the IF PLL operates normally. When it is set to 1, the IF PLL powers down and the output of the IF PLL charge pump is set to a TRI-STATE mode. If the ATPU bit is set and register R0 is written to, the IF_PD will be reset to 0 and the IF PLL will be powered up. If the CE pin is held low, the IF PLL will be powered down, overriding the IF_PD bit.
22-4	IF_N[18:0]	IF N Divider Value

# Table 21. IF\_N Counter Programming With the 8/9 Prescaler (IF\_P=0)

N										IF_N	[18:0]								
VALUE		IF_B												IF_A					
≤23		N values less than or equal to 23 are prohibited because IF_B ≥ 3 is required.																	
24-55		Legal divide ratios in this range are: 24-27, 32-36, 40-45, 48-54																	
56	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0
57	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1
262143	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1

# Table 22. Operation With the 16/17 Prescaler (IF\_P=1)

N VALUE		IF_B												IF_A					
≤47		N values less than or equal to 47 are prohibited because IF_B ≥ 3 is required.																	
48-239		Legal divide ratios in this range are: 48-51, 64-68, 80-85, 96-102, 112-119, 128-136, 144-153, 160-170, 176-187, 192-204, 208-221, 224-238																	
240	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
241	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1
																			•
524287	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



## 8.6.4 R3 Register

# Figure 28. R3 Register

23 20	) 19	16	15 4	3	2	1	0	
ACCESS[3:0]		RF_CPG[3:0]	IF_R[11:0]	0	1	1	0	

# Table 23. R3 Register Field Descriptions

BIT	FIELD	DESCRIPTION
23-20	ACCESS[3:0]	Register Access word
		It is mandatory that the first 5 registers R0-R4 be programmed. The programming of registers R5-R7 is optional. The ACCESS[3:0] bits determine which additional registers need to be programmed. Any one of these registers can be individually programmed. According to the table below, when the state of a register is in default mode, all the bits in that register are forced to a default state and it is not necessary to program this register. When the register is programmable, it needs to be programmed through the MICROWIRE. Using this register access technique, the programming required is reduced up to 37%.
19-16	RF_CPG[3:0]	RF PLL Charge Pump Gain
		This is used to control the magnitude of the RF PLL charge pump in steady- state operation.
15-4	IF_R[11:0]	IF R Divider Value
		For the IF R divider, the R value is determined by the IF_R[11:0] bits in the R3 register. The minimum value for IF_R is 3.

# Table 24. IF\_R[11:0] -- IF R Divider Value

R VALUE		IF_R[11:0]										
3	0	0	0	0	0	0	0	0	0	0	1	1
	•		•									
4095	1	1	1	1	1	1	1	1	1	1	1	1

# Table 25. RF\_CPG -- RF PLL Charge Pump Gain

RF_CPG	CHARGE PUMP STATE	TYPICAL RF CHARGE PUMP CURRENT AT 3 VOLTS (μA)
0	1X	95
1	2X	190
2	3X	285
3	4X	380
4	5X	475
5	6X	570
6	7X	665
7	8X	760
8	9X	855
9	10X	950
10	11X	1045
11	12X	1140
12	13X	1235
13	14X	1330
14	15X	1425
15	16X	1520



# Table 26. ACCESS -- Register Access word

ACCESS BIT	REGISTER LOCATION	REGISTER CONTROLLED
ACCESS[0]	R3[20]	Must be set to 1
ACCESS[1]	R3[21]	R5
ACCESS[2]	R3[22]	R6
ACCESS[3]	R3[23]	R7

The default conditions the registers is shown below:

# **Table 27. Default Register States**

REGISTER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				•			D	ata[19:	0]	•	<i>s</i> '		•		•			С3	C2	C1	C0
R4										F	R4 Mus	t be pr	ogram	med i	manua	ally.								
R5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
R6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
R7	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	1	1	1	1

This corresponds to the following bit settings.

**Table 28. Default Programmable States** 

REGISTER	BIT LOCATION	BIT NAME	BIT DESCRIPTION	BIT VALUE	BIT STATE	
	R4[23]	ATPU	Autopowerup	0	Disabled	
	R4[17:16]	DITH	Dithering	2	Strong	
	R4[15:14]	FM	Modulation Order	3	3rd Order	
	R4[12]	OSC_2X	Oscillator Doubler	0	Disabled	
5.	R4[11]	OSC_OUT	OSCout Pin Enable	0	Disabled	
R4	R4[10]	IF_CPP	IF Charge Pump Polarity	1	Positive	
	R4[9]	RF_CPP	RF Charge Pump Polarity	1	Positive	
	R4[8]	IF_P	IF PLL Prescaler	1	16/17	
	R4[7:4]	MUX	Ftest/LD Output	0	Disabled	
DE	R5[23:14]	RF_FD[21:12]	Extended Fractional Denominator	0	Disabled	
R5	R5[13:4]	RF_FN[21:12]	Extended Fractional Numerator	0	Disabled	
	R6[23:22]	CSR	Cycle Slip Reduction	0	Disabled	
R6	R6[21:18]	RF_CPF	Fastlock Charge Pump Current	0	Disabled	
	R6[17:4]	RF_TOC	RF Timeout Counter	0	Disabled	
	R7[13]	DIV4	Lock Detect Adjustment	0	Disabled (Fcomp ≤ 20 MHz)	
	R7[7]	IF_RST	IF PLL Counter Reset	0	Disabled	
R7	R7[6]	RF_RST	RF PLL Counter Reset	0	Disabled	
	R7[5]	IF_CPT	IF PLL Tri-State	0	Disabled	
	R7[4]	RF_CPT	RF PLL Tri-State	0	Disabled	



# 8.6.5 R4 Register

This register controls the conditions for the RF PLL in Fastlock.

# Figure 29. R4 Register

23	22	21	20	19	18	17	16	15	14	13	12
ATPU	0	1	0	0	0	DITH	H[1:0]	FM[	1:0]	0	OSC_2X
11	10	9	8	7			4	3	2	1	0
OSC_OU T	IF_CPP	RF_CPP	IF_P	MUX[3:0]				1	0	0	1

# **Table 29. R4 Register Field Descriptions**

BIT	FIELD	DESCRIPTION
23	ATPU	DESCRIPTION
23	ATFO	PLL Automatic Power Up  When this hit is set to 1, both the RE and IE PLL power up when the RO
		When this bit is set to 1, both the RF and IF PLL power up when the R0 register is written to. When the R0 register is written to, the PD_RF and PD_IF bits are changed to 0 in the PLL registers. The exception to this case is when the CE pin is low. In this case, the ATPU function is disabled.
17-16	DITH[1:0]	Dithering Control
		Dithering is a technique used to spread out the spur energy. Enabling dithering can reduce the main fractional spurs, but can also give rise to a family of smaller spurs. Whether dithering helps or hurts is application specific. Enabling the dithering may also increase the phase noise. In most cases where the fractional numerator is zero, dithering usually degrades performance.
		Dithering tends to be most beneficial in applications where there is insufficient filtering of the spurs. This often occurs when the loop bandwidth is very wide or a higher order delta-sigma modulator is used. Dithering tends not to impact the main fractional spurs much, but has a much larger impact on the sub-fractional spurs. If it is decided that dithering will be used, best results will be obtained when the fractional denominator is at least 1000.
		0 = Disabled
		1 = Weak Dithering
		2 = Strong Dithering
		3 = Reserved
15-14	FM[1:0]	Fractional Mode
		Determines the order of the delta-sigma modulator. Higher order delta-sigma modulators reduce the spur levels closer to the carrier by pushing this noise to higher frequency offsets from the carrier. In general, the order of the loop filter should be at least one greater than the order of the delta-sigma modulator in order to allow for sufficient roll-off.
		0 = Fractional PLL mode with a 4th order delta-sigma modulator
		1 = Disable the delta-sigma modulator. Recommended for test use only.
		2 = Fractional PLL mode with a 2nd order delta-sigma modulator
		3 = Fractional PLL mode with a 3rd order delta-sigma modulator
12	OSC_2X	Oscillator Doubler Enable
		When this bit is set to 0, the oscillator doubler is disabled and the TCXO frequency presented to the IF R and RF R counters is equal to that of the input frequency of the OSCin pin. When this bit is set to 1, the TCXO frequency presented to the RF R counter is doubled. Phase noise added by the doubler is negligible.
11	OSC_OUT	Oscillator Output Buffer Enable
		0 = Disabled (High Impedance)
		1 = Buffered output of OSCin pin
10	IF_CPP	IF PLL Charge Pump Polarity
		For a positive phase detector polarity, which is normally the case, set this bit to 1. Otherwise set this bit for a negative phase detector polarity.
		0 = Negative
		1 = Positive



# Table 29. R4 Register Field Descriptions (continued)

BIT	FIELD	DESCRIPTION
9	RF_CPP	RF PLL Charge Pump Polarity
		0 = Negative
		1 = Positive (Default)
8	IF_P	IF Prescaler
		When this bit is set to 0, the 8/9 prescaler is used. Otherwise the 16/17 prescaler is used.
7-4	MUX[3:0]	Frequency Out & Lock Detect MUX
		These bits determine the output state of the Ftest/LD pin.

# Table 30. MUX[3:0] Frequency Out & Lock Detect MUX

	MUX	[3:0]		OUTPUT TYPE	OUTPUT DESCRIPTION
0	0	0	0	High Impedance	Disabled
0	0	0	1	Push-Pull	General-purpose output, Logical "High" State
0	0	1	0	Push-Pull	General-purpose output, Logical "Low" State
0	0	1	1	Push-Pull	RF & IF Digital Lock Detect
0	1	0	0	Push-Pull	RF Digital Lock Detect
0	1	0	1	Push-Pull	IF Digital Lock Detect
0	1	1	0	Open Drain	RF & IF Analog Lock Detect
0	1	1	1	Open Drain	RF Analog Lock Detect
1	0	0	0	Open Drain	IF Analog Lock Detect
1	0	0	1	Push-Pull	RF & IF Analog Lock Detect
1	0	1	0	Push-Pull	RF Analog Lock Detect
1	0	1	1	Push-Pull	IF Analog Lock Detect
1	1	0	0	Push-Pull	IF R Divider divided by 2
1	1	0	1	Push-Pull	IF N Divider divided by 2
1	1	1	0	Push-Pull	RF R Divider divided by 2
1	1	1	1	Push-Pull	RF N Divider divided by 2

# Table 31. IF\_P -- IF Prescaler

IF_P	IF PRESCALER	MAXIMUM FREQUENCY
0	8/9	800 MHz
1	16/17	800 MHz

# Table 32. OSC2X -- Oscillator Doubler Enable

OSC2X	FREQUENCY PRESENTED TO RF R COUNTER	FREQUENCY PRESENTED TO IF R COUNTER
0	foscin	foscin
1	2 x f <sub>OSCin</sub>	



#### 8.6.6 R5 Register

#### Figure 30. R5 Register

23 14	13 4	3	2	1	0
RF_FD[21:12]	RF_FN[21:12]	1	0	1	1

In the case that the ACCESS[1] bit is 0, then the part operates in 12-bit fractional mode, and the RF\_FN2[21:12] bits become do not care bits. When the ACCESS[1] bit is set to 1, the part operates in 22-bit mode and the fractional numerator is expanded from 12 to 22-bits.

Table 33. Fractional Numerator Determination { RF\_FN[21:12], RF\_FN[11:0], ACCESS[1] }

FRACTIONAL	RF_FN[21:12]							RF_FN[21:12]														
NUMERATOR	(These bits only apply in 22-bit mode)														KF_r	-14[11.	.uj					
0												0	0	0	0	0	0	0	0	0	0	0
1		In 12-bit mode, these are do not care. In 22-bit mode, for N <4096, these bits should be all set to 0.								0	0	0	0	0	0	0	0	0	0	0	1	
4095											1	1	1	1	1	1	1	1	1	1	1	1
4096	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

In the case that the ACCESS[1] bit is 0, then the part is operates in the 12-bit fractional mode, and the RF\_FD[21:12] bits become do not care bits. When the ACCESS[1] is set to 1, the part operates in 22-bit mode and the fractional denominator is expanded from 12 to 22-bits.

Table 34. Fractional Denominator Determination { RF\_FD[21:12], RF\_FD[11:0], ACCESS[1]}

FRACTIONAL DENOMINAT	RF_FD[21:12] (These bits only apply in 22-bit mode)													RF_	_FD[1	1:0]						
OR																						
0		In 12-bit mode, these are do not care.									0	0	0	0	0	0	0	0	0	0	0	0
1		In 22-bit mode, for N <4096, these bits should be all set to 0.									0	0	0	0	0	0	0	0	0	0	0	1
			11000	0.10	01100	, i a b c	an oc	,, ,,														
4095											1	1	1	1	1	1	1	1	1	1	1	1
4096	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4194303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



# 8.6.7 R6 Register

# Figure 31. R6 Register

23 22	21 18	17 4	3	2	1	0
CSR[1:0]	RF_CPF[3:0]	RF_TOC[13:0]	1	1	0	1

# Table 35. R6 Register Field Descriptions

BIT	FIELD	DESCRIPTION
23-22	CSR[1:0]	RF Cycle Slip Reduction
		CSR controls the operation of the Cycle Slip Reduction Circuit. This circuit can be used to reduce the occurrence of phase detector cycle slips. Note that the Fastlock charge pump current, steady-state current, and CSR control are all interrelated. Refer to <i>Cycle Slip Reduction and Fastlock</i> for information on how to use this.
21-18	RF_CPF[3:0]	RF PLL Fastlock Charge Pump Current
		Specify the charge pump current for the Fastlock operation mode for the RF PLL. Note that the Fastlock charge pump current, steady-state current, and CSR control are all interrelated.
17-4	RF_TOC[13:0]	RF Time Out Counter and Control for FLoutRF Pin
		The RF_TOC[13:0] word controls the operation of the RF Fastlock circuitry as well as the function of the FLoutRF output pin. When this word is set to a value between 0 and 3, the RF Fastlock circuitry is disabled and the FLoutRF pin operates as a general-purpose CMOS TRI-STATE I/O. When RF_TOC is set to a value between 4 and 16383, the RF Fastlock mode is enabled and the FLoutRF pin is utilized as the RF Fastlock output pin. The value programmed into the RF_TOC[13:0] word represents two times the number of phase detector comparison cycles the RF synthesizer will spend in the Fastlock state.

# Table 36. RF\_TOC -- RF Time Out Counter and Control for FLoutRF Pin

RF_TOC	FASTLOCK MODE	Fastlock Period [CP events]	FLoutRF PIN FUNCTIONALITY
0	Disabled	N/A	High Impedance
1	Manual	N/A	Logic 0 State. Forces all Fastlock conditions
2	Disabled	N/A	Logic 0 State
3	Disabled	N/A	Logic 1 State
4	Enabled	4X2 = 8	Fastlock
5	Enabled	5X2 = 10	Fastlock
	Enabled		Fastlock
16383	Enabled	16383X2 = 32766	Fastlock



Table 37. RF\_CPF -- RF PLL Fastlock Charge Pump Current

RF_CPF	RF CHARGE PUMP STATE	TYPICAL RF CHARGE PUMP CURRENT AT 3 VOLTS (μA)				
0	1X	95				
1	2X	190				
2	3X	285				
3	4X	380				
4	5X	475				
5	6X	570				
6	7X	665				
7	8X	760				
8	9X	855				
9	10X	950				
10	11X	1045				
11	12X	1140				
12	13X	1235				
13	14X	1330				
14	15X	1425				
15	16X	1520				

Table 38. CSR[1:0] -- RF Cycle Slip Reduction

CSR	CSR STATE	SAMPLE RATE REDUCTION FACTOR
0	Disabled	1
1	Enabled	1/2
2	Enabled	1/4
3	Enabled	1/16



## 8.6.8 R7 Register

## Figure 32. R7 Register

23	22	21	20	19	18	17	16	
0	0	0	0	0	0	0	0	
15	14	13	12	11	10	9	8	
0	0	DIV4	0	1	0	0	1	
7	6	5	4	3	2	1	0	
IF_RST	RF_RST	IF_CPT	RF_CPT	1	1	1	1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 39. R7 Register Field Descriptions**

BIT	FIELD	DESCRIPTION
13	DIV4	RF Digital Lock Detect Divide By 4
		Because the digital lock detect function is based on a phase error, it becomes more difficult to detect a locked condition for larger comparison frequencies. When this bit is enabled, it subdivides the RF PLL comparison frequency (it does not apply to the IF comparison frequency) presented to the digital lock detect circuitry by 4. This enables this circuitry to work at higher comparison frequencies. TI recommends that this bit be enabled whenever the comparison frequency exceeds 20 MHz and RF digital lock detect is being used.
7	IF_RST	IF PLL Counter Reset
		When this bit is enabled, the IF PLL N and R counters are reset, and the charge pump is put in a Tri-State condition. This feature should be disabled for normal operation. Note that a counter reset is applied whenever the chip is powered up through software or CE pin.
6	RF_RST	RF PLL Counter Reset
		When this bit is enabled, the RF PLL N and R counters are reset and the charge pump is put in a Tri-State condition. This feature should be disabled for normal operation. This feature should be disabled for normal operation. Note that a counter reset is applied whenever the chip is powered up through software or CE pin.
5	IF_CPT	IF Charge Pump Tri-State
		When this bit is enabled, the IF PLL charge pump is put in a Tri-State condition, but the counters are not reset. This feature is typically disabled for normal operation.
4	RF_CPT	RF Charge Pump Tri-State
		When this bit is enabled, the RF PLL charge pump is put in a Tri-State condition, but the counters are not reset. This feature is typically disabled for normal operation.

### Table 40. RF\_RST - IF PLL Counter Reset

IF_RST	IF PLL N AND R COUNTERS	IF PLL CHARGE PUMP			
0 (Default)	Normal Operation	Normal Operation			
1	Counter Reset	Tri-State			

## Table 41. RF\_RST -- RF PLL Counter Reset

RF_RST	RF PLL N AND R COUNTERS	RF PLL CHARGE PUMP			
0 (Default)	Normal Operation	Normal Operation			
1	Counter Reset	Tri-State			



# Table 42. RF\_TRI -- RF Charge Pump Tri-State

RF_TRI	RF PLL N AND R COUNTERS	RF PLL CHARGE PUMP			
0 (Default)	Normal Operation	Normal Operation			
1	Normal Operation	Tri-State			

# Table 43. IF\_TRI -- IF Charge Pump Tri-State

IF_TRI	IF PLL N AND R COUNTERS	IF PLL CHARGE PUMP			
0 (Default)	Normal Operation	Normal Operation			
1	Normal Operation	Tri-State			



## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

This device ideal for use in a broad class of applications, especially those requiring low current consumption and low fractional spurs. For applications that only need a single PLL, the unused PLL can be powered down and will not draw any extra current or generate any spurs or crosstalk. The automotive qualification on this device makes it ideal for automotive applications.



# 9.2 Typical Application




Figure 33. Typical Application With Only One Side Used



### 9.2.1 Design Requirements

Table 44 lists the design parameters of the LMX2485Q-Q1.


**Table 44. Design Parameters** 

	PARAMETER	VALUE				
PM	Phase Margin	48.3 degrees				
BW	Loop Bandwidth	11.3 KHz				
T3/T1	Dala Datia	40.20%				
T4/T3	Pole Ratio	36.30%				
K <sub>PD</sub>	Charge Pump Gain	400 μΑ				
$f_{PD}$	Phase Detector Frequncy	10 MHz				
f <sub>VCO</sub>	VCO Frequency	2400 – 2480 MHz				
Vcc	Supply Voltage	3 V				
K <sub>VCO</sub>	VCO Gain	55 MHz/V				
$C_{VCO}$	VCO Input Capacitance	22 pF				
C1_LF		2.7 nF				
C2_LF		47 nF				
C3_LF		270 pF				
C4_LF	Loop Filter Components	180 pF				
R2_LF		820 Ω				
R3_LF		3.9 kΩ				
R4_LF		5.6 kΩ				

#### 9.2.2 Detailed Design Procedure

The design of the loop filter involves balancing requirements of lock time, spurs, and phase noise. This design is fairly involved, but the TI website has references, design tools, and simulation tools cover the loop filter design and simulation in depth.

#### 9.2.3 Application Curves






Figure 35. Fractional Spur for 200-kHz Channel Spacing



## 10 Power Supply Recommendations

Low noise regulators are generally recommended for the supply pins. It is OK to have one regulator supply the part, although it is best to put individual bypassing as shown in the Layout Guidelines for the best spur performance. If only using one PLL and not both DO NOT DISCONNECT OR GROUND power pins! For instance, the IF PLL supply pins also supply other blocks than just the IF PLL and they need to be connected. However, if the IF PLL is disabled, then one can eliminate all bypass capacitors from these pins.

### 11 Layout

### 11.1 Layout Guidelines

The critical pin is the high-frequency input pin that should have a short trace. In general, try to keep the ground and power planes 20 mils or more farther away from vias to supply pins to ensure that no spur energy can couple to them.

## 11.2 Layout Example




Figure 36. Layout Example



## 12 器件和文档支持

### 12.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 商标

PLLatinum, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LMX2485QSQ/NOPB	Active	Production	WQFN (RTW)   24	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 105	X2485Q
LMX2485QSQ/NOPB.A	Active	Production	WQFN (RTW)   24	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 105	X2485Q
LMX2485QSQX/NOPB	Active	Production	WQFN (RTW)   24	4500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 105	X2485Q
LMX2485QSQX/NOPB.A	Active	Production	WQFN (RTW)   24	4500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 105	X2485Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	LMX2485QSQ/NOPB	WQFN	RTW	24	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
ĺ	LMX2485QSQX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-Aug-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMX2485QSQ/NOPB	WQFN	RTW	24	1000	208.0	191.0	35.0
LMX2485QSQX/NOPB	WQFN	RTW	24	4500	356.0	356.0	36.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月