





LMG3624 ZHCST41 - SEPTEMBER 2023

# LMG3624 具有集成驱动器和电流检测功能的 650V 170mΩ GaN FET

## 1 特性

ŦF

**Texas** 

INSTRUMENTS

- 650V 170mΩ GaN 功率 FET ٠
- 具有低传播延迟和可调节导通压摆率控制的集成栅 极驱动器
- 具有高带宽和高精度的电流检测仿真
- 逐周期过流保护
- 通过 FLT 引脚报告实现过热保护 ٠
- AUX 静态电流:240 µ A
- AUX 待机静态电流:50µA
- 最大电源和输入逻辑引脚电压:26V ٠
- 带有散热焊盘的 8mm × 5.3mm QFN 封装 ٠

## 2 应用

- 交流/直流适配器和充电器
- 交流/直流 USB 墙壁插座电源
- ٠ 交流/直流辅助电源
- 移动式壁式充电器设计
- USB 墙壁电源插座
- 辅助电源

# 3 说明

LMG3624 是一款 650V 170mΩ GaN 功率 FET,适用 于开关模式电源应用。LMG3624 通过在 8mm × 5.3mm QFN 封装中集成功率 FET 和栅极驱动器,简 化了设计并减少了元件数量.


可编程导通压摆率可提供 EMI 和振铃控制。与传统的 电流检测电阻相比,电流检测仿真可降低功耗,并允许 将低侧散热焊盘连接到冷却 PCB 电源地。


LMG3624 具有低静态电流和快速启动时间,支持转换 器轻负载效率要求和突发模式运行。保护特性包括欠压 锁定 (UVLO)、逐周期电流限制和过热保护。过热保护 通过开漏 FLT 引脚报告。

封装信息

		212/11/07	
器件	型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
LMG	63624	REQ ( VQFN , 38 )	8mm x 5.3mm
(1)	如需了解所有可用	用封装,请参阅数据表示	末尾的可订购产品附

- 쿺.
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)





38 引脚 VQFN





# **Table of Contents**

<b>1</b> 特性
3 说明1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions
6.4 Thermal Information6
6.5 Electrical Characteristics7
6.6 Switching Characteristics9
7 Parameter Measurement Information10
7.1 GaN Power FET Switching Parameters10
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram13

8.3 Feature Description	14
8.4 Device Functional Modes	18
9 Application and Implementation	
9.1 Application Information	19
9.2 Typical Application	
9.3 Power Supply Recommendations	22
9.4 Layout	<mark>22</mark>
10 Device and Documentation Support	25
10.1 Documentation Support	25
10.2 接收文档更新通知	
10.3 支持资源	25
10.4 Trademarks	
10.5 静电放电警告	25
10.6 术语表	
11 Mechanical, Packaging, and Orderable	
Information	25

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
September 2023	*	Initial Release



## **5** Pin Configuration and Functions




图 5-1. REQ Package, 38-Pin VQFN (Top View)



#### 表 5-1. Pin Functions

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
NC1	1, 15	NC	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to D.	
D	2-14	Р	GaN FET drain. Internally connected to NC1.	
NC2	16, 20, 38	NC	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to AGND, S and, PAD.	
S	17-19, 21-29	Р	GaN FET source. Internally connected to AGND, PAD, and NC2.	
EN	30	I	Enable. Used to toggle between active and standby modes. The standby mode has reduced quiescent current to support converter light load efficiency targets. There is a forward based ESD diode from EN to AUX so avoid driving EN higher than AUX.	
IN	31	I	Gate-drive control input. There is a forward based ESD diode from IN to AUX so avoid driving IN higher than AUX.	
AGND	32	GND	Analog ground. Internally connected to S, PAD, and NC2.	
CS	33	0	Current-sense emulation output. Outputs scaled replica of the GaN FET current. Feed output current into a resistor to create a current sense voltage signal. The resistor should be referenced to the power supply controller IC local ground. This function replaces the external current sense resistor that is used in series with the FET source.	
NC3	34	NC	Used to anchor QFN package to PCB. Pin must be soldered to a PCB landing pad. The PCB landing pad is non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Pin not connected internally.	
FLT	35	0	Active-low fault output. Open-drain output that asserts during overtemperature protection.	
AUX	36	Р	Auxiliary voltage rail. Device supply voltage. Connect a local bypass capacitor between AUX and AGND.	
RDRV	37	I	Drive strength control resistor. Set a resistance between RDRV and AGND to program the GaN FET turn-on slew rate.	
PAD	_	_	Thermal pad. Internally connected to S, AGND, and NC2. All the S current may be conducted with PAD (PAD = S).	

(1) I = input, O = output, I/O = input or output, GND = ground, P = power, NC = no connect.



## **6** Specifications

#### 6.1 Absolute Maximum Ratings

Unless otherwise noted: voltages are respect to AGND<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>DS</sub>	Drain-source (D to S) voltage, FET off			650	V
V <sub>DS(surge)</sub>	Drain-source (D to S) voltage, surge condition, FET	off <sup>(2)</sup>		720	V
V <sub>DS(tr)(surge)</sub>	Drain-source (D to S) transient ringing peak voltage,	surge condition, FET off <sup>(2)</sup>		800	V
		AUX	- 0.3	30	V
	Pin voltage	EN, IN, FLT	- 0.3	V <sub>AUX</sub> + 0.3	V
		CS	- 0.3	5.5	V
		RDRV	- 0.3	4	V
I <sub>D(cnts)</sub>	Drain (D to S) continuous current, FET on		- 6.6	Internally limited	А
I <sub>D(pulse)(oc)</sub>	Drain (D to S) pulsed current during overcurrent rest	oonse time <sup>(3)</sup>		TBD	А
I <sub>S(cnts)</sub>	Source (S to D) continuous current, FET off		6.6	А	
		CS		10	mA
	Positive sink current	FLT (while asserted)		Internally limited	mA
TJ	Operating junction temperature		- 40	150	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) See GaN Power FET Switching Capability for more information on the GaN power FET switching capability.

(3) GaN power FET may self-limit below this value if it enters saturation.

#### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per	Pins 1 through 15	±1000	V
	Electrostatic	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 16 through 38	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>		±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

Unless otherwise noted: voltages are respect to AGND

			MIN	NOM	MAX	UNIT
	Supply voltage	AUX	10		26	V
	Input voltage	EN, IN	0		$V_{\text{AUX}}$	V
	Pull-up voltage on open-drain output	FLT	0		V <sub>AUX</sub>	V
VIH	High-level input voltage	- EN, IN	2.5			V
V <sub>IL</sub>	Low-level input voltage				0.6	V
I <sub>D(cnts)</sub>	Drain (D to S) continuous current, FET on		- 6.6		5.4	А
C <sub>AUX</sub>	AUX to AGND capacitance from external bypass capacitor		0.030			μF
	RDRV to AGND resistance from external s slew rate settings	lew-rate control resistor to configure below				
	slew rate setting 0 (slowest)		90	120	open	kΩ
R <sub>RDRV</sub>	slew rate setting 1	slew rate setting 1		47	51.5	kΩ
	slew rate setting 2	slew rate setting 2		22	24	kΩ
	slew rate setting 3 (fastest)		0	5.6	11	kΩ

## 6.4 Thermal Information

		LMG3624	
	THERMAL METRIC <sup>(1)</sup>	REQ (VQFN)	UNIT
		38 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	TBD	°C/W
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

1) Symbol definitions:  $I_D = D$  to S current;  $I_S = S$  to D current;  $I_{CS(src)} =$  current out of CS; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ;  $10 V \le V_{AUX} \le 26 V$ ;  $V_{EN} = 5 V$ ;  $V_{IN} = 0 V$ ;  $R_{RDRV} = 0 \Omega$ ;  $R_{CS} = 100 \Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAN PO	WER FET					
П	Drain agurag (D to S) an registered	V <sub>IN</sub> = 5 V, I <sub>D</sub> = 3 A, T <sub>J</sub> = 25°C		170		
R <sub>DS(on)</sub>	Drain-source (D to S) on resistance	V <sub>IN</sub> = 5 V, I <sub>D</sub> = 3 A, T <sub>J</sub> = 125°C		335		mΩ
.,	Source-drain (S to D) third-quadrant	I <sub>S</sub> = 0.3 A		- 2.1		
V <sub>SD</sub>	voltage	I <sub>S</sub> = 3 A		- 2.9		V
	Drain (D to S) lookage ourrent	V <sub>DS</sub> = 650 V, T <sub>J</sub> = 25°C		2		
I <sub>DSS</sub>	Drain (D to S) leakage current	V <sub>DS</sub> = 650 V, T <sub>J</sub> = 125°C		10		μA
Q <sub>OSS</sub>	Output (D to S) charge			19.7		nC
C <sub>OSS</sub>	Output (D to S) capacitance			22		pF
E <sub>OSS</sub>	Output (D to S) capacitance stored energy	V <sub>DS</sub> = 400 V		2.32		μJ
C <sub>OSS,er</sub>	Energy related effective output (D to S) capacitance			29		pF
C <sub>OSS,tr</sub>	Time related effective output (D to S) capacitance	V <sub>DS</sub> = 0 V to 400 V		49.2		pF
Q <sub>RR</sub>	Reverse recovery charge			0		nC
OVERCU	IRRENT PROTECTION					
I <sub>T(OC)</sub>	Overcurrent fault - threshold current		5.4	6	6.6	А
CS						
	Current sense gain $(I_{CS(src)}/I_D)$	$V_{\text{IN}}$ = 5 V, 0 V $\leqslant$ V_{CS} $\leqslant$ 2 V, 0 A $\leqslant$ I_D < I_{T(OC)}	0.916	0.965	1.014	mA/A
	Current sense input offset current	$$V_{\rm IN}$$ = 5 V, 0 V $\leqslant$ $V_{\rm CS}$ $\leqslant$ 2 V, 0 A $\leqslant$ I_D < I_{\rm T(OC)}	- 55		55	mA
	Initial held output after overcurrent fault occurs while IN remains high	$V_{\text{IN}}$ = 5 V, 0 V $\leqslant$ V_{CS} $\leqslant$ 2 V			7	mA
I <sub>CS(src)</sub> (OC)(final)	Final held output after overcurrent fault occurs while IN remains high	$V_{\rm IN}$ = 5 V, 0 V $\leqslant$ $V_{\rm CS}$ $\leqslant$ 2 V	10	12	15.5	mA
	Output clamp voltage	$V_{IN}$ = 5 V, $I_D$ = 5.2 A, CS sinking 5 mA from external source		2.5		V
EN, IN						
V <sub>IT+</sub>	Positive-going input threshold voltage		1.7		2.45	V
V <sub>IT -</sub>	Negative-going input threshold voltage		0.7		1.3	V
	Input threshold voltage hysteresis			1		V
	Pull-down input resistance	$0~\text{V} \leqslant \text{V}_{\text{PIN}} \leqslant 3~\text{V}$	200	400	600	kΩ
	Pull-down input current	10 V $\leq$ V <sub>PIN</sub> $\leq$ 26 V; V <sub>AUX</sub> = 26 V		10		μA

## 6.5 Electrical Characteristics (continued)

1) Symbol definitions:  $I_D = D$  to S current;  $I_S = S$  to D current;  $I_{CS(src)} =$  current out of CS; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ; 10 V  $\le V_{AUX} \le 26$  V;  $V_{EN} = 5$  V;  $V_{IN} = 0$  V;  $R_{RDRV} = 0 \Omega$ ;  $R_{CS} = 100 \Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVERTE	IMPERATURE PROTECTION					
	Temperature fault - postive-going threshold temperature			165		°C
	Temperature fault - negative-going threshold temperature			145		°C
	Temperature fault - threshold temperature hysteresis			20		°C
FLT			1			
	Low-level output voltage	FLT sinking 1 mA while asserted			200	mV
	Off-state sink current	V <sub>FLT</sub> = V <sub>AUX</sub> while de-asserted			1	μA
AUX						
V <sub>AUX,T+</sub> (UVLO)	UVLO - positive-going threshold voltage		8.9	9.3	9.7	V
	UVLO - negative-going threshold voltage		8.6	9.0	9.4	V
	UVLO - threshold voltage hysteresis			250		mV
	Standby quiescent current	V <sub>EN</sub> = 0 V		50	80	μA
	Quiescent current			240	360	μA



#### 6.6 Switching Characteristics

1) Symbol definitions:  $I_D = D$  to S current;  $I_S = S$  to D current;  $I_{CS(src)} =$  current out of CS; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND;  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ;  $10 V \le V_{AUX} \le 26 V$ ;  $V_{EN} = 5 V$ ;  $V_{IN} = 0 V$ ;  $R_{RDRV} = 0 \Omega$ ;  $R_{CS} = 100 \Omega$ 

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
GAN PO	OWER FET			
		$ \begin{array}{l} \mbox{From V}_{\rm IN} > V_{\rm IN,IT+} \mbox{ to } I_{\rm D} > 37.5 \mbox{ mA}, \mbox{ V}_{\rm BUS} = \\ \mbox{400 V, } L_{\rm HB} \mbox{ current} = 1.5 \mbox{ A, at following} \\ \mbox{slew rate settings, see GaN Power FET} \\ \mbox{Switching Parameters} \end{array} $		
t <sub>d(on)</sub>	Drain current turn-on delay time	slew rate setting 0 (slowest)	68	
(Idrain)		slew rate setting 1	40	
		slew rate setting 2	35	ns
		slew rate setting 3 (fastest)	34	
		$ \begin{array}{l} \mbox{From V}_{\rm IN} > V_{\rm IN,IT+} \mbox{ to V}_{\rm DS} < 320 \mbox{ V}, \mbox{V}_{\rm BUS} = \\ \mbox{400 V}, \mbox{ L}_{\rm HB} \mbox{ current} = 1.5 \mbox{ A}, \mbox{ at following} \\ \mbox{slew rate settings, see GaN Power FET} \\ \mbox{Switching Parameters} \end{array} $		
t <sub>d(on)</sub>	Turn-on delay time	slew rate setting 0 (slowest)	91	
		slew rate setting 1	50	ns
		slew rate setting 2	43	ns
		slew rate setting 3 (fastest)	37	-
		$\begin{array}{c} \mbox{From V}_{DS} < 320 \mbox{ V to V}_{DS} < 80 \mbox{ V, V}_{BUS} = \\ 400 \mbox{ V, L}_{HB} \mbox{ current} = 1.5 \mbox{ A, at following} \\ \mbox{slew rate settings, see GaN Power FET} \\ \mbox{Switching Parameters} \end{array}$		
t <sub>r(on)</sub>	Turn-on rise time	slew rate setting 0 (slowest)	14.9	
		slew rate setting 1	5.6	
		slew rate setting 2	3.8	ns
		slew rate setting 3 (fastest)	1.9	
t <sub>d(off)</sub>	Turn-off delay time	$\begin{array}{c} \mbox{From V}_{IN} < V_{IN,IT} - \mbox{to V}_{DS} > 80 \mbox{ V}, \mbox{V}_{BUS} = \\ \mbox{400 V}, \mbox{L}_{HB} \mbox{ current} = 1.5 \mbox{ A}, \mbox{ (independent} \\ \mbox{of slew rate setting)}, \mbox{ see GaN Power FET} \\ \mbox{Switching Parameters} \end{array}$	43	ns
t <sub>f(off)</sub>	Turn-off fall time	$\begin{array}{l} \mbox{From V}_{DS} > 80 \mbox{ V to V}_{DS} > 320 \mbox{ V, V}_{BUS} = \\ 400 \mbox{ V, L}_{HB} \mbox{ current} = 1.5 \mbox{ A, (independent} \\ \mbox{of slew rate setting), see GaN Power FET} \\ \mbox{Switching Parameters} \end{array}$	12.5	ns
		$\label{eq:transform} \begin{array}{l} \mbox{From V}_{DS} < 250 \mbox{ V to V}_{DS} < 150 \mbox{ V, T}_{J} = \\ 25 ^{\circ}\!\!\!\!C,  V_{BUS} = 400 \mbox{ V, L}_{HB} \mbox{ current} = 1.5 \mbox{ A,} \\ \mbox{ at following slew rate settings, see GaN} \\ \mbox{Power FET Switching Parameters} \end{array}$		
	Turn-on slew rate	slew rate setting 0 (slowest)	20	
		slew rate setting 1	50	1/1
		slew rate setting 2	100	V/ns
		slew rate setting 3 (fastest)	150	
cs		r		1
t <sub>r</sub>	Rise time	$ \begin{array}{l} \mbox{From } I_{CS(src)} > 0.1 \times I_{CS(src)(final)} \mbox{ to } \\ I_{CS(src)} > 0.9 \times I_{CS(src)(final)}, 0 \ V \leqslant V_{CS} \leqslant 2 \\ \mbox{V, enabled into a } 1.5\mbox{-}A \ \mbox{load} \end{array} $	35	ns
EN				1
	EN Wake-up time	From $V_{EN} > V_{IT+}$ to $I_{D(Is)} > 10$ mA, $V_{INL} = 5$	1	μs



# 7 Parameter Measurement Information

## 7.1 GaN Power FET Switching Parameters

⊠ 7-1 shows the circuit used to measure the GaN power FET switching parameters. The circuit is operated as a double-pulse tester. Consult external references for double-pulse tester details. The circuit operates in the boost configuration with the low-side LMG3624 being the device under test (DUT). The high-side LMG3624 acts as the double-pulse tester diode and circulates the inductor current in the off-state, third-quadrant conduction mode.




图 7-1. GaN Power FET Switching Parameters Test Circuit



图 7-2 shows the GaN power FET switching parameters.

The GaN power FET turn-on transition has three timing components: drain-current turn-on delay time, turn-on delay time, and turn-on rise time. Note that the turn-on rise time is the same as the  $V_{DS}$  80% to 20% fall time. All three turn-on timing components are a function of the RDRV pin setting.

The GaN power FET turn-off transition has two timing components: turn-off delay time, and turn-off fall time. Note that the turn-off fall time is the same as the  $V_{DS}$  20% to 80% rise time. The turn-off timing components are independent of the RDRV pin setting, but heavily dependent on the L<sub>HB</sub> current.

The turn-on slew rate is measured over a smaller voltage delta (100 V) compared to the turn-on rise time voltage delta (240 V) to obtain a faster slew rate which is useful for EMI design. The RDRV pin is used to program the slew rate.




图 7-2. GaN Power FET Switching Parameters



# 8 Detailed Description

### 8.1 Overview

The LMG3624 is an integrated 650-V 170-m $\Omega$  GaN power FET intended for use in switching-power converters. The LMG3624 combines the GaN FET, gate driver, current-sense emulation function, and protection features in a 8-mm by 5.3-mm QFN package.

The 650-V rated GaN FET supports the high voltages encountered in off-line power switching applications. The GaN FET low output-capacitive charge reduces both the time and energy needed for power converter switching and is the key characteristic needed to create small, efficient power converters.

The LMG3624 internal gate driver regulates the drive voltage for optimum GaN FET on-resistance. The internal driver reduces total gate inductance and GaN FET common-source inductance for improved switching performance, including common-mode transient immunity (CMTI). The GaN FET turn-on slew rate can be individually programmed to one of four discrete settings for design flexibility with respect to power loss, switching-induced ringing, and EMI.

Current-sense emulation places a scaled replica of the GaN FET drain current on the output of the CS pin. The CS pin is terminated with a resistor to AGND to create the current-sense input signal to the external power supply controller. This CS pin resistor replaces the traditional current-sense resistor, placed in series with the GaN FET source, at significant power and space savings. Furthermore, with no current-sense resistor in series with the GaN FET source, the GaN FET thermal pad can be connected directly to the PCB power ground. This thermal pad connection both improves system thermal performance and provides additional device routing flexibility since full device current can be conducted through the thermal pad.


The AUX input supply wide voltage range is compatible with the corresponding wide range supply rail created by power supply controllers. Low AUX quiescent currents support converter burst-mode operation critical for meeting government light-load efficiency mandates. Further AUX quiescent current reduction is obtained by placing the device in standby mode with the EN pin.

The IN and EN control pins have high input impedance, low input threshold voltage and maximum input voltage equal to the AUX voltage. This allows the pins to support both low voltage and high voltage input signals and be driven with low-power outputs.

The LMG3624 protection features are under-voltage lockout (UVLO), cycle-by-cycle current limit, and overtemperature protection. The overtemperature protection is reported on the open drain FLT output.



## 8.2 Functional Block Diagram





### 8.3 Feature Description

#### 8.3.1 GaN Power FET Switching Capability

Due to the silicon FET's long reign as the dominant power-switch technology, many designers are unaware that the nameplate drain-source voltage cannot be used as an equivalent point to compare devices across technologies. The nameplate drain-source voltage of a silicon FET is set by the avalanche breakdown voltage. The nameplate drain-source voltage of a GaN FET is set by the long term compliance to data sheet specifications.

Exceeding the nameplate drain-source voltage of a silicon FET can lead to immediate and permanent damage. Meanwhile, the breakdown voltage of a GaN FET is much higher than the nameplate drain-source voltage. For example, the breakdown drain-source voltage of the LMG3624 GaN power FET is more than 800 V which allows the LMG3624 to operate at conditions beyond an identically nameplate rated silicon FET.

The LMG3624 GaN power FET switching capability is explained with the assistance of 🔀 8-1. The figure shows the drain-source voltage versus time for the LMG3624 GaN power FET for four distinct switch cycles in a switching application. No claim is made about the switching frequency or duty cycle. The first two cycles show normal operation and the second two cycles show operation during a rare input voltage surge. The LMG3624 GaN power FETs are intended to be turned on in either zero-voltage switching (ZVS) or discontinuous-conduction mode (DCM) switching conditions.




图 8-1. GaN Power FET Switching Capability

Each cycle starts before  $t_0$  with the FET in the on state. At  $t_0$  the GaN FET turns off and parasitic elements cause the drain-source voltage to ring at a high frequency. The high frequency ringing has damped out by  $t_1$ . Between  $t_1$  and  $t_2$  the FET drain-source voltage is set by the characteristic response of the switching application. The characteristic is shown as a flat line (plateau), but other responses are possible. At  $t_2$  the GaN FET turns on. For normal operation, the transient ring voltage is limited to 650 V and the plateau voltage is limited to 520 V. For rare surge events, the transient ring voltage is limited to 800 V and the plateau voltage is limited to 720 V.



#### 8.3.2 Turn-On Slew-Rate Control

The turn-on slew rate of the GaN power FET is programmed to one of four discrete settings by the resistance between the RDRV and AGND pins. The slew-rate setting is determined one time during AUX power up when the AUX voltage goes above the AUX power-on reset voltage. The slew-rate setting determination time is not specified but is around 0.4  $\mu$ s.

**8-1** shows the recommended typical resistance programming value for the four slew rate settings and the typical turn-on slew rate at each setting. As noted in the table, an open-circuit connection is acceptable for programming slew-rate setting 0 and a short-circuit connection (RDRV shorted to AGND) is acceptable for programming slew-rate setting 3.

TURN-ON SLEW RATE SETTING	RECOMMENDED TYPICAL PROGRAMMING RESISTANCE (kΩ)	TYPICAL TURN-ON SLEW RATE (V/ns)	COMMENT						
0 (slowest)	120	20	Open-circuit connection for programming resistance is acceptable.						
1	47	50							
2	22	75							
3 (fastest)	5.6	150	Short-circuit connection for programming resistance (RDRV shorted to AGND) is acceptable.						

#### 表 8-1. Slew-Rate Setting



#### 8.3.3 Current-Sense Emulation

The current-sense emulation function creates a scaled replica of the GaN power FET positive drain current at the output of the CS pin. The current-sense emulation gain,  $G_{CSE}$ , is 0.965-mA output from the CS pin,  $I_{CS}$ , for every 1 A passing into the drain of the low-side GaN power FET,  $I_D$ .

$$G_{CSE} = I_{CS} / I_{D} = 0.965 \text{ mA} / 1 \text{ A} = 0.000965$$

(1)

The CS pin is terminated with a resistor to AGND, R<sub>CS</sub>, to create the current-sense voltage input signal to the external power supply controller.

 $R_{CS}$  is determined by solving for the traditional current-sense design resistance,  $R_{CS(trad)}$ , and multiplying by the inverse of  $G_{CSE}$ . The traditional current-sense design creates the current-sense voltage,  $V_{CS(trad)}$ , by passing the GaN power FET drain current,  $I_D$ , through  $R_{CS(trad)}$ . The LMG3624 creates the current-sense voltage,  $V_{CS}$ , by passing the CS pin output current,  $I_{CS}$ , through  $R_{CS}$ . The current-sense voltage must be the same for both designs.

$$V_{CS} = I_{CS} \times R_{CS} = V_{CS(trad)} = I_D \times R_{CS(trad)}$$
(2)  

$$R_{CS} = I_D / I_{CS} \times R_{CS(trad)} = 1 / G_{CSE} \times R_{CS(trad)}$$
(3)  

$$R_{CS} = 1,036 \times R_{CS(trad)}$$
(4)

The CS pin is clamped internally to a typical 2.5 V. The clamp protects vulnerable power-supply controller current-sense input pins from over voltage if, for example, the current sense resistor on the CS pin were to become disconnected.

S-2 shows the current-sense emulation operation. In both cycles, the CS pin current emulates the GaN power FET drain current while the GaN FET is enabled. The first cycle shows normal operation where the controller turns off the GaN power FET when the controller current-sense input threshold is tripped. The second cycle shows a fault situation where the LMG3624 overcurrent protection turns off the GaN power FET before the controller current-sense input threshold is tripped. In this second cycle, the LMG2610 avoids a hung controller IN pulse by generating a fast-ramping artificial current-sense emulation signal to trip the controller current-sense input threshold. The artificial signal persists until the IN pin goes to logic-low which indicates the controller is back in control of switch operation.




图 8-2. Current-Sense Emulation Operation



#### 8.3.4 Input Control Pins (EN, IN)

The EN pin is used to toggle the device between the active and standby modes described in the *Device Functional Modes* section.

The IN pin is used to turn the GaN power FET on and off.

The input control pins have a typical 1-V input-voltage-threshold hysteresis for noise immunity. The pins also have a typical 400-k $\Omega$  pull-down resistance to protect against floating inputs. The 400 k $\Omega$  saturates for nominal input voltages above 4 V to limit the maximum input pull-down current to a typical 10  $\mu$ A.

The IN turn-on action is blocked by the following conditions:

- Standby mode (as set by the EN pin above)
- AUX UVLO
- Overcurrent protection
- Overtemperature protection

The standby mode, AUX UVLO, and overtemperature protection are independent of the IN logic state. 🛽 8-3 shows the IN independent blocking condition operation.

Meanwhile, overcurrent protection only acts after IN has turned on the GaN power FET. See the *Overcurrent Protection* section for the details.




图 8-3. IN Independent Blocking Condition Operation

#### 8.3.5 AUX Supply Pin

The AUX pin is the input supply for the internal circuits.

#### 8.3.5.1 AUX Power-On Reset

The AUX power-on reset disables all low-side functionality if the AUX voltage is below the AUX power-on reset voltage. The AUX power-on reset voltage is not specified but is around 5 V. The AUX power-on reset initates the one-time determination of the low-side slew-rate setting programmed on the RDRV pin when the AUX voltage goes above the AUX power-on reset voltage. The AUX power-on reset enables the overtemperature protection function if the AUX voltage is above the AUX power-on reset voltage.

#### 8.3.5.2 AUX Under-Voltage Lockout (UVLO)

The AUX UVLO holds off the GaN power FET if the AUX voltage is below the AUX UVLO voltage. 🛽 8-3 shows the AUX UVLO hold-off (blocking) operation. The AUX UVLO voltage hysteresis prevents on-off chatter near the UVLO voltage trip point.



#### **8.3.6 Overcurrent Protection**

The LMG3624 implements cycle-by-cycle overcurrent protection for the GaN power FETs. 🛛 8-4 shows the cycle-by-cycle overcurrent operation. Every IN logic-high cycle turns on the GaN power FET. If the GaN power FET drain current exceeds the overcurrent threshold current, the overcurrent protection turns off the GaN power FET for the remainder of the IN logic-high duration.




图 8-4. Cycle-by-Cycle Overcurrent Protection Operation

An overcurrent protection event is not reported on the FLT pin. Cycle-by-cycle overcurrent protection minimizes system disruption because the event is not reported and because the protection allows the GaN power FET to turn on every IN cycle.

As described in the *Current-Sense Emulation* section, an artificial CS pin current is produced after the low-side GaN power FET is turned off by the low-side overcurrent protection, to prevent the controller from entering a hung state.

#### 8.3.7 Overtemperature Protection

The overtemperature protection holds off the GaN power FET if the LMG3624 temperature is above the overtemperature protection temperature. 🛛 8-3 shows the overtemperature protection hold-off (blocking) operation. The overtemperature protection hysteresis avoids erratic thermal cycling.

An overtemperature fault is reported on the  $\overline{FLT}$  pin when the overtemperature protection is asserted. This is the only fault event reported on the  $\overline{FLT}$  pin. The overtemperature protection is enabled when the AUX voltage is above the AUX power-on reset voltage. The low AUX power-on reset voltage helps the overtemperature protection remain operational when the AUX rail droops during the application cool-down phase.

#### 8.3.8 Fault Reporting

The LMG3624 only reports an overtemperature fault. An overtemperature fault is reported on the  $\overline{FLT}$  pin when the Overtemperature Protection function is asserted. The  $\overline{FLT}$  pin is an active low open-drain output so the pin pulls low when there is an overtemperature fault.

#### 8.4 Device Functional Modes

The LMG3624 has two modes of operation controlled by the EN pin. The device is in active mode when the EN is logic high and in standby mode when the EN pin is logic low. In active mode, the power FET is controlled by the IN pin. In standby mode, the IN pin is ignored, the GaN power FET is held off, and the AUX quiescent current is reduced to the AUX standby quiescent current.



## 9 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The LMG3624 enables the simple adoption of GaN FET technology in switch-mode power-supply applications. The integrated gate driver, low IN input threshold voltage, and wide AUX input-supply voltage allows the LMG3624 to seamlessly pair with common industry power-supply controllers. The current-sense emulation feature saves power and improves thermal conduction. Using the LMG3624 only requires setting the desired turn-on slew rate with a programming resistor and calculating the current sense resistor.



## 9.2 Typical Application




图 9-1. 65-W USB PD Charger Quasi-Resonant Flyback Converter Application



#### 9.2.1 Design Requirements

SPECIFICATION	VALUE				
Input AC voltage range	90 VAC to 264 VAC				
Input line frequency range	47 Hz to 63 Hz				
Output DC voltage settings	5 V, 9 V, 15 V, 20 V				
20-V ouput rated current	3.25 A				
5-V, 9 -V, and 15-V rated output current	3 A				
Maximum AC input power at no output load	70 mW				
Minimum efficiency over input AC voltage range at 20-V ouput and full load	93%				

#### 表 9-1. Design Specification

## 9.2.2 Detailed Design Procedure

The 65-W USB-PD charger application is taken from the EVM design found in the *Using the LMG3624EVM-081* 65-W USB-C PD High-Density Quasi-Resonant Flyback Converter user's guide. The entire quasi-resonant flyback converter design is not given here. The *LMG362XX Quasi-Resonant Power-Stage Design Calculator* can be used to create a desired application specific converter design. This detailed design procedure focuses on the specifics of using the LMG3624 in the application.

#### 9.2.2.1 Turn-On Slew-Rate Design

The LMG3624 turn-on slew rates are programmed as discussed in the *Turn-On Slew-Rate Control* section. The design consideration is the trade-off between power supply efficiency and EMI / transient ringing. Slower turn-on slew-rates lessen EMI and ringing problems but can increase switching losses and vice versa.

In normal quasi-resonant flyback-converter operation, the power switch operates at both ZVS and also non-ZVS valley switching depending on operating conditions. The valley switching occurs at zero transformer current. Therefore, there are no switching cross-over losses in quasi-resonant converters. The only switching loss is the switch-node capacitive loss during valley switching. So the turn-on slew rate has no impact on the converter loss. This seems to indicate to use the slowest turn-on slew rate setting. The turn-on slew rate setting, however, can have a secondary impact on converter loss from the switch turn-on delay.

Depending on how the quasi-resonant controller implements valley switching, the switch turn-on delay can cause the power-converter to switch after the valley and increase capacitive switching losses. Since the switch turn-on delay increases as the turn-on slew rate is decreased, using slower turn-on slew rates can increase power supply losses. If the quasi-resonant controller compensates for switch turn-on delay, then there is no loss penalty for using the slowest turn-on slew rate setting. Otherwise, design optimization between switching noise problems and switching losses must be performed.

The turn-on slew rate is programmed by setting R<sub>DRV</sub> to the recommended typical programming resistance shown in the *Turn-On Slew-Rate Control* section.

#### 9.2.2.2 Current-Sense Design

The current sense resistor  $R_{CS1}$  is calculated as described in the *Current-Sense Emulation* section where a traditional current-sense resistor design calculation is first performed and then muliplied by the current-sense emulation inverse gain. The traditional current-sense resistor design calculation, denoted  $R_{CS(trad)}$ , is for when the current-sense resistor is in series with the power switch and is sensing the full power-switch current.

$$R_{CS1} = 1,036 * R_{CS(trad)}$$


 $R_{CS2}$  may or may not exist depending on the quasi-resonant controller. If  $R_{CS2}$  is used, keep in mind the  $R_{CS2}$  design calculation may assume a traditional current-sense resistor with a very small value that has no impact on the  $R_{CS2}$  calculation. Be careful to ensure the  $R_{CS2}$  calculation accounts for the significant  $R_{CS1}$  value.

(5)



## 9.2.3 Application Curves

The following waveforms show typical switching waveforms. The blue trace is the LMG2622 drain voltage (switch node voltage) and the red trace is the CS pin current-sense emulation voltage.



## 9.3 Power Supply Recommendations

The LMG3624 operates from a single input supply connected to the AUX pin. The LMG3624 supports being operated from the same supply managed and used by the power supply controller. The wide recommended AUX voltage range of 10 V to 26 V overlaps common-controller supply-pin turn-on and UVLO voltage limits.

The AUX external capacitance is recommended to be a ceramic capacitor that is at least 0.03  $\,\mu$  F over operating conditions.

#### 9.4 Layout

## 9.4.1 Layout Guidelines

#### 9.4.1.1 Solder-Joint Stress Relief

Large QFN packages can experience high solder-joint stress. Several best practices are recommended to provide solder-joint stress relief. First, the instructions for the NC1, NC2, and NC3 anchor pins found in 表 5-1 must be followed. Second, all the board solder pads must be non-solder-mask defined (NSMD) as shown in the land pattern example in the *Mechanical, Packaging, and Orderable Infromation* section. Finally, any board trace connected to an NSMD pad must be less than two thirds the width of the pad on the pad side where it is



connected. The trace must maintain this two-thirds width limit for as long as it is not covered by solder mask. After the trace is under solder mask, there are no limits on the trace dimensions. All these recommendations are followed in the *Layout Example* section.


#### 9.4.1.2 Signal-Ground Connection

Design the power supply with separate signal and power grounds that only connect in one location. Connect the LMG3624 AGND pin to signal ground. Connect the LMG3624 SL pin and PAD thermal pad to power ground. The serves as the single connection point between the signal and power grounds since the AGND pin, S pin, and PAD thermal pad are connected internally. Do not connect the signal and power grounds anywhere else on the board except as recommended in the next sentence. To facillitate board debug with the LMG3624 not installed, connect the AGND pad to the PAD thermal pad as shown in the *Layout Example* section.

#### 9.4.1.3 CS Pin Signal

As seen with  $\overline{\beta}$   $\mathbb{R}$ , the current-sense signal impedance is three orders of magnitude higher than a traditional current-sense signal. This higher impedance has implications for current-sense signal noise susceptibility. Minimize routing the current-sense signal near any noisy traces. Place the current-sense resistor and any filtering capacitors at the far end of the trace next to the controller current-sense input pin.

#### 9.4.2 Layout Example










图 9-7. PCB Bottom Layer (Second Layer)



## **10 Device and Documentation Support**

### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

The *LMG362XX Quasi-Resonant Power-Stage Design Calculator* is an Excel-based calculation tool for LMG3624 design.

The Using the LMG3624EVM-081 65-W USB-C PD High-Density Quasi-Resonant Flyback Converter is a user's guide for the EVM.

#### 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### **10.4 Trademarks**

## TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






## **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






## **EXAMPLE STENCIL DESIGN**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XLMG3624REQT	ACTIVE	VQFN	REQ	38	250	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司