









LMG3100R017 ZHCSUG9 - JANUARY 2024

# LMG3100R017 具有集成驱动器的 100V、97A GaN FET

# 1 特性

- 集成了 1.7m  $\Omega$  GaN FET 和驱动器
- 集成了高侧电平转换和自举
- 两个 LGM3100 可构成一个半桥
  - 无需外部电平转换器
- 90V 连续 100V 脉冲式电压额定值
- 封装经过优化,便于 PCB 布局
- 5V 外部辅助电源
- 支持 3.3V 和 5V 输入逻辑电平
- 高压摆率开关,低振铃
- 栅极驱动器支持高达 10MHz 的开关频率
- 内部自举电源电压钳位,可防止 GaN FET 过驱动
- 电源轨欠压锁定保护
- 出色的传播延迟(典型值 29.5ns)和匹配(典型值 12ns)
- 低功耗
- 用于连接散热器的外露式顶部 QFN 封装

## 2 应用

- 降压、升压和降压/升压转换器
- LLC 转换器
- 光伏逆变器
- 电信和服务器电源
- 电机驱动器
- 电动工具
- D类音频放大器

# 3 说明

LMG3100 器件是一款具有集成驱动器的 90V、97A 氮 化镓 (GaN)。该器件包含一个由高频 GaN FET 驱动器 驱动的 100V GaN FET。LMG3100 包含一个高侧电平 转换器和自举电路,因此可以使用两个 LMG3100 器件 形成半桥,而无需额外的电平转换器。

GaN FET 在功率转换方面优势极为显著,因为它们的 反向恢复接近零,而且输入电容 C<sub>ISS</sub> 和输出电容 Coss 都极小。所有器件均安装在一个完全无键合线的 封装平台上,尽可能减少了封装寄生元件数。 LMG3100 器件采用 6.5mm × 4mm × 0.89mm 无铅封 装,可轻松安装在PCB上。


无论 VCC 电压如何, TTL 逻辑兼容输入均可支持 3.3V 和 5V 逻辑电平。专有的自举电压钳位技术确保 了增强模式 GaN FET 的栅极电压处于安全的工作范围 内。

该器件配有用户友好型接口且更为出色,进一步提升了 分立式 GaN FET 的优势。对于需要小尺寸、高频、高 效运行的应用来说,该器件是理想的解决方案。

### 封装信息

	おな目心	
器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
LMG3100R017	VBE ( VQFN , 15 )	6.50mm × 4.0mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)



简化版方框图




# **Table of Contents**

1 特性 1	8.2 Functional Block Diagram	10
2 应用 1	8.3 Feature Description	11
3 说明1	8.4 Device Functional Modes	
4 Pin Configuration and Functions	9 Device and Documentation Support	<mark>20</mark>
5 Specifications4	9.1 Documentation Support	20
5.1 Absolute Maximum Ratings4	9.2 接收文档更新通知	20
5.2 ESD Ratings4	9.3 支持资源	20
5.3 Recommended Operating Conditions4	9.4 Trademarks	
5.4 Thermal Information4	9.5 静电放电警告	20
5.5 Electrical Characteristics5	9.6 术语表	
6 Typical Characteristics7	10 Revision History	
7 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable	
7.1 Propagation Delay and Mismatch Measurement8	Information	21
8 Detailed Description10	11.1 Package Information	21
8.1 Overview10	11.2 Tape and Reel Information	25



# **4 Pin Configuration and Functions**



Transparent Top View (Shows Pin Locations)

Top View (Shows Exposed GaN die for heatsink connection)

# 图 4-1. VBE Package, 15-Pin VQFN (Top View)

表 4-1. Pin Functions

	PIN		DESCRIPTION	
NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION	
NC	1, 5, 11 - 13, 15	_	Not connected internally. Leave floating.	
LI	2	1	Low-side gate driver control input.	
VCC	3	Р	5V device power supply.	
AGND	4	G	Analog ground.	
SRC	6	I/O	Source of GaN FET. Internally connected to AGND.	
DRN	7	I/O	Drain of GaN FET.	
HS	8	Р	Bootstrap voltage ground reference.	
НВ	9	Р	High-side gate driver bootstrap rail with HS as the ground reference.	
НО	10	0	Level shifted high-side gate driver control input.	
HI	14	ļ	High-side gate driver control input.	

(1) I = Input, O = Output, G = Ground, P = Power



English Data Sheet: SLUSF82

# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
DRN to SRC	-5	100	V
DRN to SRC (pulsed, 100-ms max duration) <sup>(2)</sup>		120	V
HB to AGND	-0.3	100	V
HS to AGND	-5	93	V
HI to AGND	-0.3	6	V
LI to AGND	-0.3	6	V
VCC to AGND	-0.3	6	V
HB to HS	-0.3	6	V
HB to VCC	0	93	V
IOUT from DRN pin (Continuous), $T_J = 25^{\circ}C$		97	А
IOUT from DRN pin (Pulsed, 300 μs), T <sub>J</sub> = 25°C		350	Α
Junction Temperature, T <sub>J</sub>	-40	150	°C
Storage Temperature, T <sub>stg</sub>	-40	150	°C

- 1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) GaN FET can withstand 1000 pulses up to 120V of 100ms duration and less than 1% duty cycle over its lifetime.

### 5.2 ESD Ratings

		VALUE	UNIT
V	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±500	V
V(ESD)	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VCC	4.5	5	5.25	V
LI or HI Input	0		6	V
HS, DRN	-5		90	V

### 5.4 Thermal Information

		LMG2100			
	THERMAL METRIC (1)				
		9 PINS			
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	36	°C/W		
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	0.4	C/VV		
R <sub>0 JB</sub>	Junction-to-board thermal resistance	3	°C/W		
ΨJT	Junction-to-top characterization parameter	1.8	°C/W		



# 5.4 Thermal Information (续)

		LMG2100	
	THERMAL METRIC (1)	QFN	UNIT
		9 PINS	
ψ JB	Junction-to-board characterization parameter	6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CL	IRRENTS					
I <sub>CC</sub>	VCC Quiescent Current	LI = HI = 0V, VCC = 5V		0.08	0.125	mA
I <sub>CC</sub>	VCC Quiescent Current	LI=VCC=5V, HI=0V		0.17	5	mA
I <sub>cco</sub>	Total VCC Operating Current	f = 500 kHz, 50% Duty cycle, V <sub>IN</sub> = 48V		10	15.0	mA
I <sub>HB</sub>	HB Quiescent Current	LI = HI = 0V, VCC = 5V, HB-HS = 4.6V		0.1	0.150	mA
I <sub>HB</sub>	HB Quiescent Current	LI=0V, HI=VCC=5V, HB-HS=4.6V, VIN=48V		0.16	0.25	mA
INPUT PINS	1					
V <sub>IH</sub>	High-Level Input Voltage Threshold	Rising Edge	1.87	2.06	2.22	V
V <sub>IL</sub>	Low-Level Input Voltage Threshold	Falling Edge	1.48	1.66	1.76	V
V <sub>HYS</sub>	Hysteresis between rising and falling threshold			350		mV
R <sub>I</sub>	Input pull down resistance		100	200	300	kΩ
OUTPUT PI	NS					
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 10 mA			0.01	V
V <sub>OH</sub>	High level output voltage	I <sub>OL</sub> = -10 mA	V <sub>HB</sub> -0.03			V
	LTAGE PROTECTION					
V <sub>CCR</sub>	V <sub>CC</sub> Rising edge threshold	Rising	3.2	3.8	4.5	V
V <sub>CCF</sub>	V <sub>CC</sub> Falling edge threshold		3.0	3.6	4.3	V
V <sub>CC(hyst)</sub>	V <sub>CC</sub> UVLO threshold hysteresis			217		mV
V <sub>HBR</sub>	HB Rising edge threshold	Rising	2.5	3.2	3.9	V
V <sub>HBF</sub>	HB Falling edge threshold		2.3	3.0	3.7	V
V <sub>HB(hyst)</sub>	HB UVLO threshold hysteresis			224		mV
BOOTSTRA	P DIODE				<u> </u>	
$V_{DL}$	Low-Current forward voltage	I <sub>VDD-HB</sub> = 100μA		0.45	0.65	V
V <sub>DH</sub>	High current forward voltage	I <sub>VDD-HB</sub> = 100mA		0.9	1.0	V
R <sub>D</sub>	Dynamic Resistance	I <sub>VDD-HB</sub> = 100mA		1.85		Ω
	HB-HS Clamp	Regulation Voltage	4.65	5	5.2	V
t <sub>BS</sub>	Bootstrap diode reverse recovery time	I <sub>F</sub> = 100 mA, IR = 100 mA		40		ns
Q <sub>RR</sub>	Bootstrap diode reverse recovery charge	V <sub>VIN</sub> = 50 V		2		nC
POWER ST	AGE R017					
R <sub>DS(ON)</sub>	GaN FET on-resistance	LI=VCC=5V, HI=0V, I(DRN-SRC)=30A, $T_J$ = 25 $^{\circ}$ C		1.7	2.2	mΩ
V <sub>SD</sub>	GaN 3rd quadrant conduction drop	I <sub>SD</sub> = 500 mA, V <sub>VCC</sub> = 5 V, HI = LI = 0V		1.5		V
I <sub>L-DRN-SRC</sub>	Leakage from DRN to SRC when the GaN FET is off	DRN = 80V, HI = LI = 0V, V <sub>VCC</sub> = 5V, T <sub>J</sub> =25°C		12	300	μA
Coss	Output Capacitance of GaN FET	V <sub>DS</sub> =50V, V <sub>GS</sub> = 0V (HI = LI = 0V)	,	880	980	pF
C <sub>OSS(ER)</sub>	Output Capacitance of GaN FET - Energy Related	V <sub>DS</sub> =0 to 50V, V <sub>GS</sub> = 0V (HI = LI = 0V)		1058		pF
C <sub>OSS(TR)</sub>	Output Capacitance of GaN FET - Time Related	V <sub>DS</sub> =0 to 50V, V <sub>GS</sub> = 0V (HI = LI = 0V)		1422		pF

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

5



# 5.5 Electrical Characteristics (续)

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$Q_G$	Total Gate Charge of high side or low side HEMT	V <sub>DS</sub> =50V, I <sub>D</sub> = 30A, V <sub>GS</sub> = 5V		20.3 29	nC
Q <sub>GD</sub>	Gate to Drain Charge of high side or low side HEMT	V <sub>DS</sub> =50V, I <sub>D</sub> = 16A		1.8	nC
Q <sub>GS</sub>	Gate to Source Charge of high side or low side HEMT	V <sub>DS</sub> =50V, I <sub>D</sub> = 16A		6	nC
Q <sub>OSS</sub>	Output Charge	V <sub>DS</sub> =50V, I <sub>D</sub> = 16A		76 88	nC
Q <sub>RR</sub>	Source to Drain Reverse Recovery Charge	Not including internal driver bootstrap diode		0	nC
t <sub>HIPLH</sub>	Propagation delay: HI Rising <sup>(2)</sup>	LI=0V, VCC=5V, HB-HS=5V, VIN=48V		55 90	ns
t <sub>HIPHL</sub>	Propagation delay: HI Falling <sup>(2)</sup>	LI=0V, VCC=5V, HB-HS=5V, VIN=48V		55 90	ns
t <sub>LPLH</sub>	Propagation delay: LI Rising <sup>(2)</sup>	HI=0V, VCC=5V, HB-HS=5V, VIN=48V		29.5 50	ns
t <sub>LPHL</sub>	Propagation delay: LI Falling <sup>(2)</sup>	HI=0V, VCC=5V, HB-HS=5V, VIN=48V		29.5 50	ns
t <sub>MON</sub>	Delay Matching: LI high & HI low <sup>(2)</sup>			25 40	ns
t <sub>MOFF</sub>	Delay Matching: LI low & HI high <sup>(2)</sup>			25 40	ns
t <sub>PW</sub>	Minimum Input Pulse Width that Changes the Output			10	ns

- Parameters that show only a typical value are determined by design and may not be tested in production (1)
- See Propagation Delay and Mismatch Measurement section



# **6 Typical Characteristics**




图 6-1. Normalized On-State Resistance vs Junction Temperature




图 6-2. Safe Operating Area



### 7 Parameter Measurement Information

# 7.1 Propagation Delay and Mismatch Measurement





图 7-1. Propagation Delay and Propagation Mismatch Measurement








# 8 Detailed Description

# 8.1 Overview

 $\dagger$  8.2 shows the LMG3100 GaN FET with gate driver, high-side level shift and bootstrap circuit, which includes built-in UVLO protection circuitry and an overvoltage clamp circuitry. The clamp circuitry limits the bootstrap refresh operation to ensure that the high-side gate driver overdrive does not exceed 5.4V. The device integrates a 1.7mΩ GaN FET, with the possibility of using two LMG3100 to form a half-bridge without external level shifter. The device can be used in many isolated and non-isolated topologies allowing very simple integration. The drive strengths for turnon and turnoff are optimized to ensure high voltage slew rates without causing any excessive ringing on the gate or power loop.

# 8.2 Functional Block Diagram

The functional block diagram of the LMG3100 device with integrated GaN FET and driver, high-side level shift, and bootstrap circuit.



提交文档反馈



### 8.3 Feature Description

The LMG3100 device brings ease of designing high power density boards without the need for underfill while maintaining creepage and clearance requirements. The propagation delays between the high-side gate driver and low-side gate driver are matched to allow very tight control of dead time. Controlling the dead time is critical in GaN-based applications to maintain high efficiency. HI and LI can be independently controlled to minimize the third quadrant conduction of the low-side FET for hard switched buck converters. A very small propagation mismatch between the HI and LI to the drivers for both the falling and rising thresholds ensures dead times of < 20 ns. Co-packaging the GaN FET half-bridge with the driver ensures minimized common source inductance. This minimized inductance has a significant performance impact on hard-switched topologies.

The built-in bootstrap circuit with clamp prevents the high-side gate drive from exceeding the GaN FETs maximum gate-to-source voltage (Vgs) without any additional external circuitry. The built-in driver has an undervoltage lockout (UVLO) on the VDD and bootstrap (HB-HS) rails. When the voltage is below the UVLO threshold voltage, the device ignores both the HI and LI signals to prevent the GaN FETs from being partially turned on. Below UVLO, if there is sufficient voltage ( $V_{VCC} > 2.5 \text{ V}$ ), the driver actively pulls the high-side and low-side gate driver output low. The UVLO threshold hysteresis of 200 mV prevents chattering and unwanted turnon due to voltage spikes. Use an external VCC bypass capacitor with a value of 1  $\mu$ F or higher. TI recommends a size of 0402 to minimize trace length to the pin. Place the bypass and bootstrap capacitors as close as possible to the device to minimize parasitic inductance.

#### 8.3.1 Control Inputs

The LMG3100's inputs pins are independently controlled with TTL input thresholds and can can support 3.3-V and 5-V logic levels regardless of the VCC voltage.

In order to allow flexibility to optimize deadtime according to design needs, the LMG3100 does not implement an overlap protection functionality. If both HI and LI are asserted, both the high-side and low-side GaN FETs are turned on. Careful consideration must be applied to the control inputs in order to avoid a shoot-through condition.

#### 8.3.2 Start-up and UVLO

The LMG3100 has an UVLO on both the  $V_{CC}$  and HB (bootstrap) supplies. When the  $V_{CC}$  voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also, if there is insufficient  $V_{CC}$  voltage, the UVLO actively pulls the high- and low-side GaN FET gates low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only the high-side GaN FET gate is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

<b>寿 2</b> _1	V	IIVI O	Foaturo	Logic	Operation
双 0-1.	VCC	UVLU	reature	Louic	Operation

to it to the state of the state						
CONDITION (V <sub>HB-HS</sub> > V <sub>HBR</sub> for all cases below)	HI	LI	sw			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> during device start-up	Н	L	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> during device start-up	L	Н	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> during device start-up	Н	Н	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> during device start-up	L	L	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> - V <sub>CC(hyst)</sub> after device start-up	Н	L	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> - V <sub>CC(hyst)</sub> after device start-up	L	Н	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> - V <sub>CC(hyst)</sub> after device start-up	Н	Н	Hi-Z			
V <sub>CC</sub> - V <sub>SS</sub> < V <sub>CCR</sub> - V <sub>CC(hyst)</sub> after device start-up	L	L	Hi-Z			

表 8-2. V<sub>HB-HS</sub> UVLO Feature Logic Operation

CONDITION (V <sub>CC</sub> > V <sub>CCR</sub> for all cases below)	HI	LI	sw
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	Н	L	Hi-Z
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	L	Н	PGND
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	Н	Н	PGND
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	L	L	Hi-Z

Product Folder Links: LMG3100R017

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

11



表 8-2. V<sub>HB-HS</sub> UVLO Feature Logic Operation (续)

CONDITION (V <sub>CC</sub> > V <sub>CCR</sub> for all cases below)	Н	LI	sw
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HB(hyst)</sub> after device start-up	Н	L	Hi-Z
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HB(hyst)</sub> after device start-up	L	Н	PGND
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HB(hyst)</sub> after device start-up	Н	Н	PGND
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HB(hyst)</sub> after device start-up	L	L	Hi-Z

### 8.3.3 Bootstrap Supply Voltage Clamping

The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.

#### 8.3.4 Level Shift

The level-shift circuit is the interface from the high-side input HI to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the high-side GaN FET gate driver output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver.

提交文档反馈



#### 8.4 Device Functional Modes

The LMG3100 operates in normal mode and UVLO mode. See # 8.3.2 for information on UVLO operation mode. In the normal mode, the output state is dependent on the states of the HI and LI pins. 表 8-3 lists the output states for different input pin combinations. Note that when both HI and LI are asserted, both GaN FETs in the power stage are turned on. Careful consideration must be applied to the control inputs in order to avoid this state, as it will result in a shoot-through condition, which can permanently damage the device.

表 8-3. Truth Table

HI	LI	HIGH-SIDE GaN FET	LOW-SIDE GaN FET	sw
L	L	OFF	OFF	Hi-Z
L	Н	OFF	ON	PGND
Н	L	ON	OFF	VIN
Н	Н	ON	ON	

# **Application and Implementation**

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMG3100 GaN power stage is a versatile building block for various types of high-frequency, switch-mode power applications. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the GaN FETs. The device design is highly optimized for synchronous buck converters and other half-bridge configurations.

#### 9.2 Typical Application

№ 9-1 shows a synchronous buck converter application using a digital PWM controller. The control signal for the high-side LMG3100 provided by the digital controller is level shifted through the low-side LMG3100, to complete the half-bridge without using an additional level shifter. It is critical to optimize the power loop (loop impedance from VIN capacitor to PGND). Having a high power loop inductance causes significant ringing in the SW node and also causes the associated power loss.






图 9-1. Typical Connection Diagram For a Synchronous Buck Converter

### 9.2.1 Design Requirements

When designing a synchronous buck converter application that incorporates the LMG3100 power stage, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are the input voltages, passive components, operating frequency, and controller selection.  $\not\equiv$  9-1 shows some sample values for a typical application. See  $\not\equiv$  Power Supply Recommendations,  $\not\equiv$  9.3, and  $\not\equiv$  9.2.2.5 for other key design considerations for the LMG3100.

PARAMETER	SAMPLE VALUE
Half-bridge input supply voltage, V <sub>IN</sub>	48 V
Output voltage, V <sub>OUT</sub>	12 V
Output current	8 A
V <sub>HB-HS</sub> bootstrap capacitor	0.3 uF, X5R
Switching frequency	1 MHz
Dead time	8 ns
Inductor	4.7 μH
Controller	LM5148

表 9-1. Design Parameters

# 9.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LMG3100 in a synchronous buck converter. For additional design help, see #9.1.1.

#### 9.2.2.1 V<sub>CC</sub> Bypass Capacitor

The  $V_{CC}$  bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with 52 $\pm$ 1.

$$C_{VCC} = (2 \times Q_G + Q_{RR}) / \Delta V \tag{1}$$



 $Q_G$  is the individual and equal gate charge of the high-side and low-side GaN FETs.  $Q_{RR}$  is the reverse recovery charge of the bootstrap diode.  $\triangle$  V is the maximum allowable voltage drop across the bypass capacitor. A 1- $\mu$ F or larger value, good-quality, ceramic capacitor is recommended. Place the bypass capacitor as close as possible to the V<sub>CC</sub> and AGND pins of the device to minimize the parasitic inductance.

### 9.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side gate drive, dc bias power for HB UVLO circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated using 方程式 2.

$$C_{BST} = (Q_G + Q_{RR} + I_{CC} * t_{ON(max)}) / \Delta V$$
(2)

#### where

- · I<sub>CC</sub> is the quiescent current of the high side device
- t<sub>ON</sub>(maximum) is the maximum on-time period of the high-side gate driver
- · Q<sub>RR</sub> is the reverse recovery charge of the bootstrap diode
- Q<sub>G</sub> is the gate charge of the high-side GaN FET
- △ V is the permissible ripple in the bootstrap capacitor (< 100 mV, typical)

A 0.3- $\mu$ F, 16-V, 0402 ceramic capacitor is suitable for most applications. Place the bootstrap capacitor as close as possible to the HB and HS pins.

#### 9.2.2.3 Slew Rate Control




图 9-2. Slew Rate Control with R<sub>VCCL</sub> and R<sub>VCCH</sub> Resistors



#### 9.2.2.4 Use With Analog Controllers

🗵 9-3 shows a synchronous buck converter application using an analog controller that provides level-shifted high-side control with the switch node as reference. The analog controller also generates the bootstrap voltage. In this use case, the level-shifted high-side control output, HO, from the controller may be directly connected to the input pin, LI, of the high-side LMG3100. The in-built level shifter and boot-strap circuits of the low-side LMG3100 are left unused.




图 9-3. Use With Analog Controllers That Have In-built Level-shifting

16 提交文档反馈

Copyright © 2024 Texas Instruments Incorporated



### 9.2.2.5 Power Dissipation

Ensure that the power loss in the driver and the GaN FETs is maintained below the maximum power dissipation limit of the package at the operating temperature. The smaller the power loss in the driver and the GaN FETs, the higher the maximum operating frequency that can be achieved in the application. The total power dissipation of the LMG3100 device is the sum of the gate driver losses, the bootstrap diode power loss and the switching and conduction losses in the FETs.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated using 方程式 3.

$$P = 2 \times Q_G \times VCC \times f_{SW}$$
 (3)

#### where

- Q<sub>G</sub> is the gate charge
- VCC is the bias supply
- f<sub>SW</sub> is the switching frequency

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the outputs.

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Higher input voltages (V<sub>IN</sub>) to the half bridge also result in higher reverse recovery losses.

The power losses due to the GaN FETs can be divided into conduction losses and switching losses. Conduction losses are resistive losses and can be calculated using 方程式 4.

$$P_{COND} = \left[ (I_{RMS(HS)})^2 \times RDS_{(on)HS} \right] + \left[ (I_{RMS(LS)})^2 \times RDS_{(on)LS} \right]$$
(4)

#### where

- R<sub>DS(on)HS</sub> is the high-side GaN FET on-resistance
- R<sub>DS(on)| S</sub> is the low-side GaN FET on-resistance
- I<sub>RMS(HS)</sub> is the high-side GaN FET RMS current
- I<sub>RMS(LS)</sub> and low-side GaN FET RMS current

The switching losses can be computed to a first order using,  $t_{TR}$  can be approximated by dividing  $V_{IN}$  by 25V/ns, which is a conservative estimate of the switched node slew rate. 方程式 5.

$$P_{SW} = V_{IN} \times I_{OUT} \times t_{TR} \times f_{SW} + V_{IN} \times V_{IN} \times C_{OSS(ER)} \times f_{SW}$$
(5)

#### where

- t<sub>TR</sub> is sum of the switch node transition times from ON to OFF and from OFF to ON
- C<sub>OSS(ER)</sub> is the output capacitance of each GaN FET

Note that the low-side FET does not suffer from this loss. The third quadrant loss in the low-side device is ignored in this first order loss calculation.

As described previously, switching frequency has a direct effect on device power dissipation. Although the gate driver of the LMG3100 device is capable of driving the GaN FETs at frequencies up to 10MHz, careful consideration must be applied to ensure that the running conditions for the device meet the recommended operating temperature specification. Specifically, hard-switched topologies tend to generate more losses and self-heating than soft-switched applications.

Product Folder Links: LMG3100R017

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17



The sum of the driver loss, the bootstrap diode loss, and the switching and conduction losses in the GaN FETs is the total power loss of the device. Careful board layout with an adequate amount of thermal vias close to the power pads (VIN and PGND) allows optimum power dissipation from the package. A top-side mounted heat sink with airflow can also improve the package power dissipation.

# **Power Supply Recommendations**

The recommended bias supply voltage range for LMG3100 is from 4.75 V to 5.25 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the  $V_{CC}$  supply circuit. The upper end of this range is driven by the 6 V absolute maximum voltage rating of  $V_{CC}$ . Note that the gate voltage of the low-side GaN FET is not clamped internally. Hence, it is important to keep the  $V_{CC}$  bias supply within the recommended operating range to prevent exceeding the low-side GaN transistor gate breakdown voltage.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the  $V_{CC}$  voltage drops, the device continues to operate in normal mode as far as the voltage drop does not exceeds the hysteresis specification,  $V_{CC(hyst)}$ . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LMG3100 to avoid triggering device-shutdown.

Place a local bypass capacitor between the VDD and VSS pins. This capacitor must be located as close as possible to the device. A low ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10  $\mu$  F, for IC bias requirements.

### 9.3 Layout

#### 9.3.1 Layout Guidelines

To maximize the efficiency benefits of fast switching, it is extremely important to optimize the board layout such that the power loop impedance is minimal. When using a multilayer board (more than 2 layers), power loop parasitic impedance is minimized by having the return path to the input capacitor (between VIN and PGND), small and directly underneath the first layer as shown in 89-4 and 9-5. Loop inductance is reduced due to flux cancellation as the return current is directly underneath and flowing in the opposite direction.

Insufficient attention to the above power loop layout guidelines can result in excessive overshoot and undershoot on the switch node.

It is also critical that the VCC capacitors and the bootstrap capacitors are as close as possible to the device and in the first layer. Carefully consider the AGND connection of LMG3100 device. It must NOT be directly connected to PGND so that PGND noise does not directly shift AGND and cause spurious switching events due to noise injected in HI and LI signals.

### 9.3.2 Layout Examples

The layout must be designed to minimize the capacitance at the SW node. Use as small an area of copper as possible to connect the device SW pin to the inductor, or transformer, or other output load. Furthermore, ensure that the ground plane or any other copper plane has a cutout so that there is no overlap with the SW node, as this would effectively form a capacitor on the printed circuit board. Additional capacitance on this node reduces the advantages of the advanced packaging approach of the LMG3100 and may result in reduced performance.






图 9-4. External Component Placement (Multi Layer Board)




图 9-5. Four-Layer Board Cross Section With Return Path Directly Underneath for Power Loop

19



# 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

Layout Guidelines for LMG3100 GaN Power Stage Module

Using the LMG3100: GaN Half-Bridge Power Module Evaluation Module

# 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击通知进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

# 9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

# 10 Revision History

注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
January 2024	*	Initial Release

Product Folder Links: LMG3100R017

English Data Sheet: SLUSF82



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 11.1 Package Information

The LMG3100 device package is rated as an MSL3 package (Moisture Sensitivity Level 3). Refer to application report *AN-2029 Handling and Process Recommendations* for specific handling and process recommendations of an MSL3 package.

**VBE0015A** 






# **PACKAGE OUTLINE**

# VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






### **EXAMPLE BOARD LAYOUT**

# **VBE0015A**

### VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
   S. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






### **EXAMPLE STENCIL DESIGN**

# **VBE0015A**

### VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)


Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






# 11.2 Tape and Reel Information





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG31000MOFT	QFM	MOF	9	250	180	16.4	6.3	8.3	2.2	12.0	16.0	Q1
LMG31000MOFR	QFM	MOF	9	2000	330	16.4	6.3	8.3	2.2	12.0	16.0	Q1

English Data Sheet: SLUSF82





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG31000MOFT	QFM	MOF	9	250	213	191	55
LMG31000MOFR	QFM	MOF	9	2000	336.6	336.6	28.6

提交文档反馈



www.ti.com 3-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
XLMG3100R017VBER	ACTIVE	VQFN-FCRLF	VBE	15	2500	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司