

# LM9036 Ultra-Low Quiescent Current Voltage Regulator

Check for Samples: LM9036


### **FEATURES**

- Ultra low Ground Pin Current (I<sub>GND</sub> ≤ 25µA for  $I_{OUT} = 0.1 mA$
- Fixed 5V, 3.3V, 50mA Output
- Output Tolerance ±5% Over Line, Load, and **Temperature**
- Dropout Voltage Typically 200mV @ I<sub>OUT</sub> = 50mA
- -45V Reverse Transient Protection
- **Internal Short Circuit Current Limit**
- Internal Thermal Shutdown Protection
- 40V Operating Voltage Limit

### DESCRIPTION

The LM9036 ultra-low quiescent current regulator features low dropout voltage and low current in the standby mode. With less than 25µA Ground Pin current at a 0.1mA load, the LM9036 is ideally suited for automotive and other battery operated systems. The LM9036 retains all of the features that are common to low dropout regulators including a low dropout PNP pass device, short circuit protection, reverse battery protection, and thermal shutdown. The LM9036 has a 40V maximum operating voltage limit, a -40°C to +125°C operating temperature range, and ±5% output voltage tolerance over the entire output current, input voltage, and temperature range.

### **Typical Application**



- \* Required if regulator is located more than 2" from power supply filter capacitor.
- \*\* Required for stability. Must be rated over intended operating temperature range. Effective series resistance (ESR) is critical, see Electrical Characteristics. Locate capacitor as close as possible to the regulator output and ground pins. Capacitance may be increased without bound.

### **Connection Diagram**




Figure 1. PFM Top View Order Number LM9036DT-5.0, LM9036DTX-5.0, LM9036DT-3.3, LM9036DTX-3.3 See NS Package Number NDP0003B

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.








Figure 3. 8 Lead SOIC
Top View
LM9036M-3.3, LM9036MX-3.3, LM9036M-5.0,
LM9036MX-5.0
See NS Package Number D



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Input Voltage (Survival)	+55V, −45V
ESD Susceptibility <sup>(3)</sup>	±1.9kV
Power Dissipation (4)	Internally limited
Junction Temperature (T <sub>Jmax</sub> )	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Human body model, 100pF discharge through a  $1.5k\Omega$  resistor.
- (4) The maximum power dissipation is a function of T<sub>Jmax</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>Jmax</sub> T<sub>A</sub>)/θ<sub>JA</sub>. If this dissipation is exceeded, the die temperature will rise above 150°C and the LM9036 will go into thermal shutdown.

### **Operating Ratings**

Operating Temperature Range	-40°C to +125°C
Maximum Input Voltage (Operational)	40V
SOIC-8 (D) θ <sub>JA</sub> <sup>(1)</sup>	140°C/W
PFM (NDP0003B) θ <sub>JA</sub> <sup>(1)</sup>	125°C/W
PFM (NDP0003B) θ <sub>JA</sub> <sup>(2)</sup>	50°C/W
PFM (NDP0003B) θ <sub>JC</sub> <sup>(1)</sup>	11°C/W
MSO-8 (DGK) $\theta_{JA}^{(1)}$	200°C/W

- (1) Worst case (Free Air) per EIA / JESD51-3.
- (2) Typical  $\theta_{JA}$  with 1 square inch of 2oz copper pad area directly under the ground tab.

Submit Documentation Feedback



### **Electrical Characteristics - LM9036-5.0**

 $V_{IN}$  = 14V,  $I_{OUT}$  = 10 mA,  $T_{J}$  = 25°C, unless otherwise specified. **Boldface** limits apply over entire operating temperature

Parameter	Conditions	<b>Min</b> (1)	Typical	Max (1)	Units
		4.80	5.00	5.20	
Output Voltage (V <sub>OUT</sub> )	$5.5V \le V_{IN} \le 26V$ , $0.1\text{mA} \le I_{OUT} \le 50\text{mA}^{(3)}$	4.75	5.00	5.25	V
Quiescent Current (I <sub>GND</sub> )	$I_{OUT} = 0.1 \text{mA}, 8V \le V_{IN} \le 24 \text{V}$		20	25	
	$I_{OUT} = 1$ mA, 8V $\leq V_{IN} \leq 24$ V		50	100	μΑ
	$I_{OUT} = 10$ mA, $8$ V $\leq$ V $_{IN} \leq 24$ V		0.3	0.5	A
	$I_{OUT} = 50$ mA, $8$ V $\leq$ V $_{IN} \leq$ 24V		2.0	2.5	mA
Line Regulation (Δ V <sub>OUT</sub> )	6V ≤ V <sub>IN</sub> ≤ 40V, I <sub>OUT</sub> = 1mA		10	30	mV
Load Regulation (Δ V <sub>OUT</sub> )	0.1mA ≤ I <sub>OUT</sub> ≤ 5mA		10	30	mV
	5mA ≤ I <sub>OUT</sub> ≤ 50mA		10	30	mV
Dropout Voltage (Δ V <sub>OUT</sub> )	I <sub>OUT</sub> = 0.1mA		0.05	0.10	V
	I <sub>OUT</sub> = 50mA		0.20	0.40	V
Short Circuit Current (I <sub>SC</sub> )	V <sub>OUT</sub> = 0V	65	120	250	mA
Ripple Rejection (PSRR)	V <sub>ripple</sub> = 1V <sub>rms</sub> , F <sub>ripple</sub> = 120Hz	-40	-60		dB
Output Bypass Capacitance (C <sub>OUT</sub> )	$0.3\Omega \le \text{ESR} \le 8\Omega$ $0.1\text{mA} \le I_{\text{OUT}} \le 50\text{mA}$	10	22		μF

- Tested limits are specified to TI's AOQL (Average Outgoing Quality Level) and 100% tested.
- Typicals are at 25°C (unless otherwise specified) and represent the most likely parametric norm.
- To ensure constant junction temperature, pulse testing is used.

#### **Electrical Characteristics - LM9036-3.3**

 $V_{IN}$  = 14V,  $I_{OUT}$  = 10 mA,  $T_J$  = 25°C, unless otherwise specified. **Boldface** limits apply over entire operating temperature

Parameter	Conditions	<b>Min</b> (1)	Typical	Max (1)	Units	
		3.168	3.30	3.432		
Output Voltage ( $V_{OUT}$ )  Quiescent Current ( $I_{GND}$ )  Line Regulation ( $\Delta V_{OUT}$ )  Load Regulation ( $\Delta V_{OUT}$ )	$5.5V \le V_{IN} \le 26V$ , $0.1\text{mA} \le I_{OUT} \le 50\text{mA}^{(3)}$	3.135	3.30	3.465	V	
Quiescent Current (I <sub>GND</sub> )	$I_{OUT} = 0.1 \text{mA}, 8V \le V_{IN} \le 24V$		20	25		
	$I_{OUT} = 1$ mA, $8$ V $\leq$ V $_{IN} \leq 24$ V		50	100	μA	
	$I_{OUT} = 10$ mA, $8$ V $\leq$ V $_{IN} \leq 24$ V		0.3	0.5	^	
	$I_{OUT} = 50$ mA, $8V \le V_{IN} \le 24V$		2.0	2.5	mA	
Line Regulation (Δ V <sub>OUT</sub> )	6V ≤ V <sub>IN</sub> ≤ 40V, I <sub>OUT</sub> = 1mA		10	30	mV	
Load Regulation (Δ V <sub>OUT</sub> )	0.1mA ≤ I <sub>OUT</sub> ≤ 5mA		10	30	mV	
	5mA ≤ I <sub>OUT</sub> ≤ 50mA		10	30	mV	
Dropout Voltage (Δ V <sub>OUT</sub> )	$I_{OUT} = 0.1 \text{mA}$		0.05	0.10	V	
	I <sub>OUT</sub> = 50mA		0.20	0.40	V	
Short Circuit Current (I <sub>SC</sub> )	V <sub>OUT</sub> = 0V	65	120	250	mA	
Ripple Rejection (PSRR)	$V_{ripple} = 1V_{rms}, F_{ripple} = 120Hz$	-40	-60		dB	
Output Bypass Capacitance (C <sub>OUT</sub> )	$0.3\Omega \le \text{ESR} \le 8\Omega$ $0.1\text{mA} \le I_{\text{OUT}} \le 50\text{mA}$	22	33		μF	


- Tested limits are specified to TI's AOQL (Average Outgoing Quality Level) and 100% tested.
- Typicals are at 25°C (unless otherwise specified) and represent the most likely parametric norm.
- (3) To ensure constant junction temperature, pulse testing is used.


Copyright © 2003-2013, Texas Instruments Incorporated


Product Folder Links: LM9036





## **Typical Performance Characteristics**














Submit Documentation Feedback

Copyright © 2003-2013, Texas Instruments Incorporated



#### APPLICATIONS INFORMATION

Unlike other PNP low dropout regulators, the LM9036 remains fully operational to 40V. Owing to power dissipation characteristics of the package, full output current cannot be ensured for all combinations of ambient temperature and input voltage.

The junction to ambient thermal resistance  $\theta_{JA}$  rating has two distinct components: the junction to case thermal resistance rating  $\theta_{JC}$ ; and the case to ambient thermal resistance rating  $\theta_{CA}$ . The relationship is defined as:  $\theta_{JA} = \theta_{JC} + \theta_{CA}$ .

On the PFM package the ground tab is thermally connected to the backside of the die. Adding 1 square inch of 2 oz. copper pad area directly under the ground tab will improve the  $\theta_{JA}$  rating to approximately 50°C/W.

While the LM9036 has an internally set thermal shutdown point of typically 150°C, this is intended as a safety feature only. Continuous operation near the thermal shutdown temperature should be avoided as it may have a negative affect on the life of the device.

Using the  $\theta_{JA}$  for a LM9036DT mounted on a circuit board as defined at, see<sup>(1)</sup>, and using the formula for maximum allowable dissipation given in, see<sup>(2)</sup>, for an ambient temperature ( $T_A$ ) of +85°C, we find that  $P_{DMAX}$  = 1.3W. Including the small contribution of the quiescent current  $I_Q$  to the total power dissipation, the maximum input voltage (while still delivering 50mA output current) is 29.5V. The LM9036DT will go into thermal shutdown when attempting to deliver the full output current of 50mA, with an ambient temperature of +85°C, and the input voltage is greater than 29.5V. Similarly, with an ambient temperature of 25°C the  $P_{DMAX}$  = 2.5W, and the LM9036DT can deliver the full output current of 50mA with an input voltage of up to 40V.

While the LM9036 maintains regulation to 55V, it will not withstand a short circuit above 40V because of safe operating area limitations in the internal PNP pass device. Above 55V the LM9036 will break down with catastrophic effects on the regulator and possibly the load as well. Do not use this device in a design where the input operating voltage may exceed 40V, or where transients are likely to exceed 55V.

(1) Typical  $\theta_{IA}$  with 1 square inch of 2oz copper pad area directly under the ground tab.

(2) The maximum power dissipation is a function of T<sub>Jmax</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>Jmax</sub> - T<sub>A</sub>)/θ<sub>JA</sub>. If this dissipation is exceeded, the die temperature will rise above 150°C and the LM9036 will go into thermal shutdown.

Product Folder Links: LM9036



## **REVISION HISTORY**

Cł	hanges from Revision D (March 2013) to Revision E	Pag	је
•	Changed layout of National Data Sheet to TI format		5

www.ti.com

11-Nov-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LM9036DT-5.0/NOPB	Active	Production	TO-252 (NDP)   3	75   TUBE	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LM9036D T-5.0
LM9036DT-5.0/NOPB.B	Active	Production	TO-252 (NDP)   3	75   TUBE	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LM9036D T-5.0
LM9036DTX-5.0/NOPB	Active	Production	TO-252 (NDP)   3	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LM9036D T-5.0
LM9036DTX-5.0/NOPB.B	Active	Production	TO-252 (NDP)   3	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LM9036D T-5.0
LM9036M-3.3/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-3
LM9036M-3.3/NOPB.B	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-3
LM9036M-5.0/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-5
LM9036M-5.0/NOPB.B	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-5
LM9036MM-3.3/NOPB	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDB
LM9036MM-3.3/NOPB.B	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDB
LM9036MM-5.0/NOPB	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDA
LM9036MM-5.0/NOPB.B	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	KDA
LM9036MX-3.3/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-3
LM9036MX-3.3/NOPB.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-3
LM9036MX-5.0/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-5
LM9036MX-5.0/NOPB.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM903 6M-5

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM9036DTX-5.0/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM9036MM-3.3/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036MM-5.0/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM9036MX-3.3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM9036MX-5.0/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



www.ti.com 31-Jul-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
LM9036DTX-5.0/NOPB	TO-252	NDP	3	2500	356.0	356.0	36.0				
LM9036MM-3.3/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0				
LM9036MM-5.0/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0				
LM9036MX-3.3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0				
LM9036MX-5.0/NOPB	SOIC	D	8	2500	367.0	367.0	35.0				

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Jul-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM9036DT-5.0/NOPB	NDP	TO-252	3	75	508	20	4165.6	3.1
LM9036DT-5.0/NOPB.B	NDP	TO-252	3	75	508	20	4165.6	3.1
LM9036M-3.3/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM9036M-3.3/NOPB.B	D	SOIC	8	95	495	8	4064	3.05
LM9036M-5.0/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM9036M-5.0/NOPB.B	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





TRANSISTOR OUTLINE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration TO-252.




TRANSISTOR OUTLINE



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



TRANSISTOR OUTLINE





<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025