



### 宽范围同步降压控制器

查询样片: LM5116-HT

#### 特性

- 仿真峰值电流模式
- 高达 80V 的宽工作范围
- 低 I<sub>o</sub> 关断 (< 10μA)</li>
- 驱动标准或逻辑电平金属氧化物半导体场效应晶体管 (MOSFET)
- 稳健耐用的 3.5A 峰值栅极驱动
- 自由运行或同步运行至 1MHz
- 可选二极管仿真模式
- 从 1.215V 至 80V 的可编程输出
- 精密 1.5% 电压基准
- 可编程电流限制
- 可编程软启动
- 可编程线路欠压闭锁
- 自动切换至外部偏置电源

#### 应用范围

- 潜孔打钻
- 高温环境

#### 支持极端温度环境下的应用

- 受控基线
- 同一组装和测试场所
- 同一制造场所
- 支持极端(-55°C至 175°C)温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性
- 德州仪器 (TI) 高温产品利用高度优化的硅(芯片)解决方案,此解决方案对设计和制造工艺进行了提升以在扩展的温度范围内大大地提高性能。

#### 说明

LM5116 是一款用于由高压或宽范围变化输入电源供电的降压稳压器应用的同步降压控制器。 此控制方法基于采用一个经仿真电流斜坡的电流模式控制。 电流模式控制可提供固有的线路前馈、逐周期电流限制和简化的环路补偿。 经仿真控制斜坡的使用减少了脉宽调制电路的噪声敏感度,从而实现高输入电压应用中所必需的对极小占空比的可靠控制。 工作频率可在 50kHz 至 1MHz 之间进行编程。 LM5116 使用自适应死区时间控制来驱动外部高侧和低侧 NMOS 功率开关。 一个用户可选二极管仿真模式可实现断续模式运行,以提高轻负载时的效率。 一个低静态电流 关断禁用控制器,并且消耗的总输入电流少于 10μA。 额外特性包括一个高压偏置稳压器、用于提高效率的自动切换至外部偏压、热关断、频率同步、逐周期限流限制和可调线路欠压闭锁。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)


T <sub>J</sub>	PACKAGE	PART NUMBER	TOP-SIDE MARKING
–55°C to 175°C	JD	LM5116HJD	LM5116HJD

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### **Typical Application**



#### **Connection Diagram**





#### **Pin Functions**

#### **Pin Descriptions**

Pin	Name	Description
1	VIN	Chip supply voltage, input voltage monitor and input to the VCC regulator.
2	UVLO	If the UVLO pin is below 1.215 V, the regulator will be in standby mode (VCC regulator running, switching regulator disabled). If the UVLO pin voltage is above 1.215 V, the regulator is operational. An external voltage divider can be used to set an under-voltage shutdown threshold. There is a fixed 5 µA pull up current on this pin when EN is high. UVLO is pulled to ground in the event a current limit condition exists for 256 clock cycles.
3	RT/SYNC	The internal oscillator is set with a single resistor between this pin and the AGND pin. The recommended frequency range is 50 kHz to 1 MHz. The internal oscillator can be synchronized to an external clock by AC coupling a positive edge onto this node.
4	EN	If the EN pin is below 0.5 V, the regulator will be in a low power state drawing less than 10 $\mu$ A from VIN. EN must be pulled above 3.3 V for normal operation. The maximum EN transition time for proper operation is one switching period.
5	RAMP	Ramp control signal. An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control.
6	AGND	Analog ground. Connect to PGND through the exposed pad ground connection under the LM5116.
7	SS	An external capacitor and an internal 10 $\mu$ A current source set the soft start time constant for the rise of the error amp reference. The SS pin is held low during VCC < 4.5 V, UVLO < 1.215 V, EN input low or thermal shutdown.
8	FB	Feedback signal from the regulated output. This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.215 V.
9	COMP	Output of the internal error amplifier. The loop compensation network should be connected between this pin and the FB pin.
10	VOUT	Output monitor. Connect directly to the output voltage.
11	DEMB	Low-side MOSFET source voltage monitor for diode emulation. For start-up into a pre-biased load, tie this pin to ground at the CSG connection. For fully synchronous operation, use an external series resistor between DEMB and ground to raise the diode emulation threshold above the low-side SW on-voltage.
12	CS	Current sense amplifier input. Connect to the top of the current sense resistor or the drain of the low-sided MOSFET if R <sub>DS(ON)</sub> current sensing is used.
13	CSG	Current sense amplifier input. Connect to the bottom of the sense resistor or the source of the low-side MOSFET if R <sub>DS(ON)</sub> current sensing is used.
14	PGND	Power ground. Connect to AGND through the exposed pad ground connection under the LM5116.
15	LO	Connect to the gate of the low-side synchronous MOSFET through a short, low inductance path.
16	VCC	Locally decouple to PGND using a low ESR/ESL capacitor located as close to the controller as possible.
17	VCCX	Optional input for an externally supplied VCC. If VCCX > 4.5 V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. If VCCX is unused, it should be connected to ground.
18	НВ	High-side driver supply for bootstrap gate drive. Connect to the cathode of the bootstrap diode and the positive terminal of the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-side MOSFET gate and should be placed as close to the controller as possible.
19	НО	Connect to the gate of the high-side synchronous MOSFET through a short, low inductance path
20	SW	Switch node. Connect to the negative terminal of the bootstrap capacitor and the source terminal of the high-side MOSFET.

#### Absolute Maximum Ratings (1)

VIN to GND	-0.3 to 80	V
VCC, VCCX, UVLO to GND (2)	-0.3 to 16	V
SW, CS to GND	-3.0 to 80	V
HB to SW	-0.3 to 16	V
HO to SW	-0.3 to HB + 0.3	V
VOUT to GND	-0.3 to 80	V
CSG to GND	-1 to 1	V
LO to GND	-0.3 to VCC + 0.3	V
SS to GND	-0.3 to 7	V
FB to GND	-0.3 to 7	V
DEMB to GND	-0.3 to VCC	V
RT to GND	-0.3 to 7	V
EN to GND	-0.3 to 80	V
ESD Rating HBM <sup>(3)</sup>	2	kV
Storage Temperature Range	-55 to 190	°C
Junction Temperature	190	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) These pins must not exceed VIN.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. 2 kV rating for all pins except V<sub>IN</sub> which is rated for 1.5 kV.

#### THERMAL INFORMATION

		LM5116-HT	
	THERMAL METRIC <sup>(1)</sup>	JD	UNITS
		20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	43.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	N/A	
$\theta_{JB}$	Junction-to-board thermal resistance (4)	21.97	9004
Ψлт	Junction-to-top characterization parameter <sup>(5)</sup>	12.95	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	18.21	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	5.25	

- (1) 有关传统和全新热度量的更多信息,请参阅 IC 封装热度量 应用报告 (文献号: ZHCA543)。
- (2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的规定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然对流条件下的结至环境热阻抗。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结至电路板的热阻。
- (5) 结至顶部的特征参数,(ψ<sub>JT</sub>),估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中描述的程序从仿真数据中提取出该 参数以便获得 θ<sub>JA</sub>。
- (6) 结至电路板的特征参数,(ψ<sub>JB</sub>),估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第7 章)中描述的程序从仿真数据中提取出该 参数以便获得 θ<sub>JA</sub> 。
- (7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。



#### Operating Ratings (1)

VIN	6 to 80	V
VCC, VCCX	4.75 to 15	V
HB to SW	4.75 to 15	V
DEMB to GND	-0.3 to 2	V
Junction Temperature	-55 to 175	°C

<sup>(1)</sup> Note: RAMP, COMP are output pins. As such they are not specified to have an external voltage applied.

#### **Electrical Characteristics**

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only; limits in boldface type apply over the junction temperature range of -55°C to +175°C and are provided for reference only. Unless otherwise specified, the following conditions apply: VIN = 48V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V, R<sub>T</sub> = 16 k $\Omega$ , no load on LO and HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIN Supply			•			
I <sub>BIAS</sub>	VIN Operating Current	VCCX = 0 V, VIN = 48 V		5	7	mA
		VCCX = 0 V, VIN = 80 V		5.9	8	mA
I <sub>BIASX</sub>	VIN Operating Current	VCCX = 5 V, VIN = 48 V		1.2	1.7	mA
		VCCX = 5 V, VIN = 80 V		1.6	2.3	mA
I <sub>STDBY</sub>	VIN Shutdown Current	EN = 0 V, VIN = 48 V		1	10	μΑ
		EN = 0 V, VIN = 80 V		1		μA
VCC Regulator						
V <sub>CC(REG)</sub>	VCC Regulation		7.1	7.4	7.7	V
	VCC LDO Mode Turn-off			10.6		V
	VCC Regulation	VIN = 6 V	5.0	5.9	6.0	V
	VCC Sourcing Current Limit	VCC = 0 V	12	26		mA
	VCCX Switch Threshold	VCCX Rising	4.3	4.5	5	V
	VCCX Switch Hysteresis			0.25		V
	VCCX Switch R <sub>DS(ON)</sub>	ICCX = 10 mA		3.8	7	Ω
	VCCX Leakage	VCCX = 0 V		-200		nA
	VCCX Pull- down Resistance	VCCX = 3 V		100		kΩ
	VCC Under-voltage Threshold	VCC Rising	4	4.5	5	V
	VCC Under-voltage Hysteresis			0.2		V
	HB DC Bias Current	HB - SW = 15 V		125	200	μA
EN Input		•				,
VIL max	EN Input Low Threshold				2.5	V
VIH min	EN Input High Threshold		1			V
	EN Input Bias Current	VEN = 3 V	-9	-3	1	μΑ
	EN Input Bias Current	VEN = 0.5 V	-2	0	2	μΑ
	EN Input Bias Current	VEN = 80 V		20	90	μΑ
UVLO Thresholds						
	UVLO Standby Threshold	UVLO Rising	1.170	1.215	1.262	V
	UVLO Threshold Hysteresis			0.1		V
	UVLO Pull-up Current Source	UVLO = 0 V		5.4		μΑ
	UVLO Pull-down R <sub>DS(ON)</sub>			80	240	Ω
Soft Start						
	SS Current Source	SS = 0 V	8	11	14	μΑ
	SS Diode Emulation Ramp Disable Threshold	SS Rising		3		V
	SS to FB Offset	FB = 1.25 V		160		mV
	SS Output Low Voltage	Sinking 100 μA, UVLO = 0 V		45		mV

ZHCSBR0-OCTOBER 2013

www.ti.com.cn



#### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J$  = 25°C only; limits in boldface type apply over the junction temperature range of -55°C to +175°C and are provided for reference only. Unless otherwise specified, the following conditions apply: VIN = 48V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V, R<sub>T</sub> = 16 k $\Omega$ , no load on LO and HO.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
Error Amplifier	,	,				
V <sub>REF</sub>	FB Reference Voltage	Measured at FB pin, FB = COMP	1.195	1.215	1.231	V
	FB Input Bias Current	FB = 2 V		15	600	nA
	COMP Sink/Source Current		3			mA
A <sub>OL</sub>	DC Gain			80		dB
f <sub>BW</sub>	Unity Gain Bandwidth			3		MHz
PWM Comparators		,				
t <sub>HO(OFF)</sub>	Forced HO Off-time		320	450	600	ns
t <sub>ON(min)</sub>	Minimum HO On-time	VIN = 80 V, C <sub>RAMP</sub> = 50 pF		100		ns
Oscillator	,		I.	1	1	
f <sub>SW1</sub>	Frequency 1	RT = 16 kΩ	175	200	225	kHz
f <sub>SW2</sub>	Frequency 2	RT = 5 kΩ	470	535	610	kHz
	RT output voltage		1.191	1.215	1.239	V
	RT sync positive threshold		2.6	3.5	4.4	V
Current Limit						
V <sub>CS(TH)</sub>	Cycle-by-cycle Sense Voltage Threshold (CSG - CS)	VCCX = 0 V, RAMP = 0 V	94	110	126	mV
V <sub>CS(THX)</sub>	Cycle-by-cycle Sense Voltage Threshold (CSG - CS)	VCCX = 5 V, RAMP = 0 V	105	122	139	mV
	CS Bias Current	CS = 100 V			5	μΑ
	CS Bias Current	CS = 0 V		90	125	μΑ
	CSG Bias Current	CSG = 0 V		90	125	μA
	Current Limit Fault Timer	$R_T = 16 \text{ k}\Omega$ , (200 kHz), (256 clock cycles)		1.28		ms
RAMP Generator	,		I.	1	1	
I <sub>R1</sub>	RAMP Current 1	VIN = 60 V, VOUT = 10 V	235	285	335	μA
I <sub>R2</sub>	RAMP Current 2	VIN = 10 V, VOUT = 10 V	21	28	35	μΑ
	VOUT Bias Current	VOUT = 36 V		200		μA
	RAMP Output Low Voltage	VIN = 60 V, VOUT = 10 V		265		mV
Diode Emulation	,		I.	1	1	
	SW Zero Cross Threshold			-6		mV
	DEMB Output Current	DEMB = 0 V, SS = 1.25 V	1.6	2.7	4.5	μA
	DEMB Output Current	DEMB =0 V, SS = 2.8 V	28	38	48	μA
	DEMB Output Current	DEMB = 0 V, SS = Regulated by FB	45	65	85	μΑ
LO Gate Driver			•	•	•	*
V <sub>OLL</sub>	LO Low-state Output Voltage	I <sub>LO</sub> = 100 mA		0.08	0.18	V
V <sub>OHL</sub>	LO High-state Output Voltage	I <sub>LO</sub> = -100 mA, V <sub>OHL</sub> = V <sub>CC</sub> - V <sub>LO</sub>		0.25		V
	LO Rise Time	C-load = 1000 pF		18		ns
	LO Fall Time	C-load = 1000 pF		12		ns
I <sub>OHL</sub>	Peak LO Source Current	V <sub>LO</sub> = 0 V		1.8		Α
I <sub>OLL</sub>	Peak LO Sink Current	V <sub>LO</sub> = VCC		3.5		Α



#### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J$  = 25°C only; limits in boldface type apply over the junction temperature range of -55°C to +175°C and are provided for reference only. Unless otherwise specified, the following conditions apply: VIN = 48V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V,  $R_T$  = 16 k $\Omega$ , no load on LO and HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
HO Gate Driver						
V <sub>OLH</sub>	HO Low-state Output Voltage	I <sub>HO</sub> = 100 mA		0.17	0.8	V
V <sub>OHH</sub>	HO High-state Output Voltage	$I_{HO}$ = -100 mA, $V_{OHH}$ = $V_{HB}$ - $V_{HO}$		0.45		V
	HO Rise Time	C-load = 1000 pF		19		ns
	HO High-side Fall Time	C-load = 1000 pF		13		ns
I <sub>OHH</sub>	Peak HO Source Current	V <sub>HO</sub> = 0 V		1		Α
I <sub>OLH</sub>	Peak HO Sink Current	V <sub>HO</sub> = VCC		2.2		Α
	HB to SW under-voltage			3		V
Switching Character	ristics			•		
	LO Fall to HO Rise Delay	C-load = 0		75		ns
	HO Fall to LO Rise Delay	C-load = 0		70		ns





- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
- (4) This device is qualified for 1000 hours of continuous operation at maximum rated temperature.


Figure 1. LM5116-HT Operating Life Derating Chart


# TEXAS INSTRUMENTS


#### **Typical Performance Characteristics**





















#### **Typical Performance Characteristics (continued)**





















# Typical Performance Characteristics (continued) equency Current Limit Threshold






















# TEXAS INSTRUMENTS

#### **Block Diagram and Typical Application Circuit**




Figure 2. Typical Application

#### **Detailed Operating Description**

The LM5116 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates high-side and low-side MOSFET drivers capable of supplying peak currents of 2 A. The regulator control method is based on current mode control utilizing an emulated current ramp. Emulated peak current mode control provides inherent line feed-forward, cycle by cycle current limiting and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of the very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator/synchronization pin allows the operating frequency to be set by a single resistor or synchronized to an external clock. Fault protection features include current limiting, thermal shutdown and remote shutdown capability. An under-voltage lockout input allows regulator shutdown when the input voltage is below a user selected threshold, and an enable function will put the regulator into an extremely low current shutdown via the enable input.

#### High Voltage Start-Up Regulator

The LM5116 contains a dual mode internal high voltage startup regulator that provides the VCC bias supply for the PWM controller and a boot-strap gate drive for the high-side buck MOSFET. The input pin (VIN) can be connected directly to an input voltage source as high as 100 V. For input voltages below 10.6 V, a low dropout switch connects VCC directly to VIN. In this supply range, VCC is approximately equal to VIN. For VIN voltages greater than 10.6 V, the low dropout switch is disabled and the VCC regulator is enabled to maintain VCC at approximately 7.4 V. The wide operating range of 6 V to 80 V is achieved through the use of this dual mode regulator.



Upon power-up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds 4.5 V and the UVLO pin is greater than 1.215 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until VCC falls below 4.5 V, EN is pulled low, the UVLO pin falls below 1.215 V or the die temperature exceeds the thermal limit threshold.




Figure 3. VCCX Bias Supply with Additional Inductor Winding

An output voltage derived bias supply can be applied to the VCCX pin to reduce the IC power dissipation. If the bias supply voltage is greater than 4.5 V, the internal regulator will essentially shut off, reducing the IC power dissipation. The VCC regulator series pass transistor includes a diode between VCC and VIN that should not be forward biased in normal operation. For an output voltage between 5 V and 15 V, VOUT can be connected directly to VCCX. For VOUT < 5 V, a bias winding on the output inductor can be added to VOUT. If the bias winding can supply VCCX greater than VIN, an external blocking diode is required from the input power supply to the VIN pin to prevent VCC from discharging into the input supply.

The output of the VCC regulator is current limited to 15 mA minimum. The VCC current is determined by the MOSFET gate charge, switching frequency and quiescent current (see MOSFETs section in the Application Information). If VCCX is powered by the output voltage or an inductor winding, the VCC current should be evaluated during startup to ensure that it is less than the 15 mA minimum current limit specification. IF VCCX is powered by an external regulator derived from VIN, there is no restriction on the VCC current.




Figure 4. Input Blocking Diode for VCCX > VIN

In high voltage applications extra care should be taken to ensure the VIN pin does not exceed the absolute maximum voltage rating of 80 V. During line or load transients, voltage ringing on the VIN line that exceeds the Absolute Maximum Ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.

#### **Enable**

The LM5116 contains an enable function allowing a very low input current shutdown. If the enable pin is pulled below 0.5 V, the regulator enters shutdown, drawing less than 10  $\mu$ A from the VIN pin. Raising the EN input above 3.3 V returns the regulator to normal operation. The maximum EN transition time for proper operation is one switching period. For example, the enable rise time must be less than 4  $\mu$ s for 250 kHz operation.

A 1 M $\Omega$  pull-up resistor to VIN can be used to interface with an open collector control signal. At low input voltage the pull-up resistor may be reduced to 100 k $\Omega$  to speed up the EN transition time. The EN pin can be tied directly to VIN if this function is not needed. It must not be left floating. If low-power shutdown is not needed, the UVLO pin should be used as an on/off control.




Figure 5. Enable Circuit




Figure 6. EN Bias Current vs Voltage

#### **UVLO**

An under-voltage lockout pin is provided to disable the regulator without entering shutdown. If the UVLO pin is pulled below 1.215 V, the regulator enters a standby mode of operation with the soft-start capacitor discharged and outputs disabled, but with the VCC regulator running. If the UVLO input is pulled above 1.215 V, the controller will resume normal operation. A voltage divider from input to ground can be used to set a VIN threshold to disable the supply in brown-out conditions or for low input faults. The UVLO pin has a 5  $\mu$ A internal pull up current that allows this pin to left open if the input under-voltage lockout function is not needed. For applications which require fast on/off cycling, the UVLO pin with an open collector control signal may be used to ensure proper start-up sequencing.

The UVLO pin is also used to implement a "hiccup" current limit. If a current limit fault exists for more than 256 consecutive clock cycles, the UVLO pin will be internally pulled down to 200 mV and then released, and a new SS cycle initiated. A capacitor to ground connected to the UVLO pin will set the timing for hiccup mode current limit. When this feature is used in conjunction with the voltage divider, a diode across the top resistor may be used to discharge the capacitor in the event of an input under-voltage condition. There is a 5  $\mu$ s filter at the input to the fault comparator. At higher switching frequency (greater than approximately 250 kHz) the hiccup timer may be disabled if the fault capacitor is not used.

#### **Oscillator and Sync Capability**

The LM5116 oscillator frequency is set by a single external resistor connected between the RT/SYNC pin and the AGND pin. The resistor should be located very close to the device and connected directly to the pins of the IC (RT/SYNC and AGND). To set a desired oscillator frequency (f<sub>SW</sub>), the necessary value for the resistor can be calculated from the following equation:

$$R_{T} = \frac{T - 450 \text{ ns}}{284 \text{ pF}} \tag{1}$$

Where  $T = 1 / f_{SW}$  and  $R_T$  is in ohms. 450 ns represents the fixed minimum off time.



The LM5116 oscillator has a maximum programmable frequency that is dependent on the VCC voltage. If VCC is above 6 V, the frequency can be programmed up to 1 MHz. If VCCX is used to bias VCC and VCCX < 6 V, the maximum programmable oscillator frequency is 750 kHz.

The RT/SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be a higher frequency than the free-running frequency set by the RT resistor. The internal oscillator can be synchronized to an external clock by AC coupling a positive edge into the RT/SYNC pin. The voltage at the RT/SYNC pin is nominally 1.215 V and must exceed 4 V to trip the internal synchronization pulse detection. A 5-V amplitude signal and 100 pF coupling capacitor are recommended. The free-running frequency should be set nominally 15% below the external clock. Synchronizing above twice the free-running frequency may result in abnormal behavior of the pulse width modulator.

#### **Error Amplifier and PWM Comparator**

The internal high-gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.215 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network. This network creates a pole at very low frequency, a mid-band zero, and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

#### **Ramp Generator**

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimal achievable pulse width. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles is necessary for regulation. The LM5116 utilizes a unique ramp generator which does not actually measure the buck switch current but rather reconstructs the signal. Representing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements, a sample-and-hold DC level and an emulated current ramp.




Figure 7. Composition of Current Sense Signal

The sample-and-hold DC level is derived from a measurement of the recirculating current through either the low-side MOSFET or current sense resistor. The voltage level across the MOSFET or sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The current sensing and sample-and-hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to the AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the VIN and VOUT voltages per the following equation:

$$I_R = 5 \mu A/V \times (VIN - VOUT) + 25 \mu A$$
 (2)

TEXAS INSTRUMENTS

Proper selection of the RAMP capacitor ( $C_{RAMP}$ ) depends upon the value of the output inductor (L) and the current sense resistor ( $R_S$ ). For proper current emulation, the DC sample and hold value and the ramp amplitude must have the same dependence on the load current. That is:

$$R_{S} \times A = \frac{g_{m} \times L}{C_{RAMP}}, \text{ so}$$

$$C_{RAMP} = \frac{g_{m} \times L}{A \times R_{S}}$$
(3)

Where  $g_m$  is the ramp generator transconductance (5  $\mu$ A/V) and A is the current sense amplifier gain (10 V/V). The ramp capacitor should be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

The difference between the average inductor current and the DC value of the sampled inductor current can cause instability for certain operating conditions. This instability is known as sub-harmonic oscillation, which occurs when the inductor ripple current does not return to its initial value by the start of next switching cycle. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 25  $\mu$ A of offset current provided from the emulated current source adds the optimal slope compensation to the ramp signal for a 5-V output. For higher output voltages, additional slope compensation may be required. In these applications, a resistor is added between RAMP and VCC to increase the ramp slope compensation.




Figure 8. R<sub>DS(ON)</sub> Current Sensing without Diode Emulation

The DC current sample is obtained using the CS and CSG pins connected to either a source sense resistor ( $R_S$ ) or the  $R_{DS(ON)}$  of the low-side MOSFET. For  $R_{DS(ON)}$  sensing,  $R_S = R_{DS(ON)}$  of the low-side MOSFET. In this case it is sometimes helpful to adjust the current sense amplifier gain (A) to a lower value in order to obtain the desired current limit. Adding external resistors  $R_G$  in series with CS and CSG, the current sense amplifier gain, A, becomes:

$$A \approx \frac{10k}{1k + R_G} \tag{4}$$

#### **Current Limit**

The LM5116 contains a current limit monitoring scheme to protect the circuit from possible over-current conditions. When set correctly, the emulated current sense signal is proportional to the buck switch current with a scale factor determined by the current limit sense resistor. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.6 V, the current cycle is terminated (cycle-by-cycle current limiting). Since the ramp amplitude is proportional to  $V_{IN}$  -  $V_{OUT}$ , if  $V_{OUT}$  is shorted, there is an immediate reduction in duty cycle. To further protect the external switches during prolonged current limit conditions, an internal counter counts clock pulses when in current limit. When the counter detects 256 consecutive clock cycles, the regulator enters a low power dissipation hiccup mode of current limit. The regulator is shut down by momentarily pulling UVLO low, and the soft-start capacitor discharged. The regulator is restarted with a full soft-start cycle once UVLO charges back to 1.215 V. This process is repeated until the fault is removed. The hiccup off-time can be controlled by a capacitor to ground on the UVLO pin. In applications with low output inductance and high input voltage, the switch current may overshoot due to the propagation delay of the current limit



comparator. If an overshoot should occur, the sample-and-hold circuit will detect the excess recirculating current. If the sample-and-hold DC level exceeds the internal current limit threshold, the buck switch will be disabled and skip pulses until the current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay following any current overshoot.




Figure 9. Current Limit and Ramp Circuit

Using a current sense resistor in the source of the low-side MOSFET provides superior current limit accuracy compared to  $R_{DS(ON)}$  sensing.  $R_{DS(ON)}$  sensing is far less accurate due to the large variation of MOSFET  $R_{DS(ON)}$  with temperature and part-to-part variation. The CS and CSG pins should be Kelvin connected to the current sense resistor or MOSFET drain and source.

The peak current which triggers the current limit comparator is:

$$I_{PEAK} = \frac{1.1V - \frac{25 \,\mu A \, x \, t_{ON}}{C_{RAMP}}}{A \, x \, R_S} \approx \frac{1.1V}{A \, x \, R_S}$$
 (5)

Where  $t_{ON}$  is the on-time of the high-side MOSFET. The 1.1-V threshold is the difference between the 1.6-V reference at the current limit comparator and the 0.5-V offset at the current sense amplifier. This offset at the current sense amplifier allows the inductor ripple current to go negative by 0.5 V / (A x R<sub>S</sub>) when running full synchronous operation.

Current limit hysteresis prevents chatter around the threshold when VCCX is powered from VOUT. When 4.5 V < VCC < 5.8 V, the 1.6-V reference is increased to 1.72 V. The peak current which triggers the current limit comparator becomes:

$$I_{PEAK} = \frac{1.22V - \frac{25 \mu A \times t_{ON}}{C_{RAMP}}}{A \times R_{S}} \approx \frac{1.22V}{A \times R_{S}}$$
 (6)

This has the effect of a 10% fold-back of the peak current during a short circuit when VCCX is powered from a 5-V output.

#### **Soft-Start and Diode Emulation**

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The LM5116 will regulate the FB pin to the SS pin voltage or the internal 1.215-V reference, whichever is lower. At the beginning of the soft-start sequence when SS = 0 V, the internal 10- $\mu$ A soft-start current source gradually increases the voltage of an external soft-start capacitor (C<sub>SS</sub>) connected to the SS pin resulting in a gradual rise of FB and the output voltage.






Figure 10. Diode Emulation Control

During this initial charging of  $C_{SS}$  to the internal reference voltage, the LM5116 will force diode emulation. That is, the low-side MOSFET will turn off for the remainder of a cycle if the sensed inductor current becomes negative. The inductor current is sensed by monitoring the voltage between SW and DEMB. As the SS capacitor continues to charge beyond 1.215 V to 3 V, the DEMB bias current will increase from 0  $\mu$ A up to 40  $\mu$ A. With the use of an external DEMB resistor ( $R_{DEMB}$ ), the current sense threshold for diode emulation will increase resulting in the gradual transition to synchronous operation. Forcing diode emulation during soft-start allows the LM5116 to start up into a pre-biased output without unnecessarily discharging the output capacitor. Full synchronous operation is obtained if the DEMB pin is always biased to a higher potential than the SW pin when LO is high.  $R_{DEMB} = 10 \text{ k}\Omega$  will bias the DEMB pin to 0.45 V minimum, which is adequate for most applications. The DEMB bias potential should always be kept below 2 V. At very light loads with larger values of output inductance and MOSFET capacitance, the switch voltage may fall slowly. If the SW voltage does not fall below the DEMB threshold before the end of the HO fall to LO rise dead-time, switching will default to diode emulation mode. When  $R_{DEMB} = 0 \Omega$ , the LM5116 will always run in diode emulation.

Once SS charges to 3 V the SS latch is set, increasing the DEMB bias current to 65  $\mu$ A. An amplifier is enabled that regulates SS to 160 mV above the FB voltage. This feature can prevent overshoot of the output voltage in the event the output voltage momentarily dips out of regulation. When a fault is detected (VCC under-voltage, UVLO pin < 1.215, or EN = 0 V) the soft-start capacitor is discharged. Once the fault condition is no longer present, a new soft-start sequence begins.

#### **HO Ouput**

The LM5116 contains a high current, high-side driver and associated high voltage level shift. This gate driver circuit works in conjunction with an external diode and bootstrap capacitor. A 1-µF ceramic capacitor, connected with short traces between the HB pin and SW pin, is recommended. During the off-time of the high-side MOSFET, the SW pin voltage is approximately -0.5 V and the bootstrap capacitor charges from VCC through the external bootstrap diode. When operating with a high PWM duty cycle, the buck switch will be forced off each cycle for 450 ns to ensure that the bootstrap capacitor is recharged.

The LO and HO outputs are controlled with an adaptive deadtime methodology which insures that both outputs are never enabled at the same time. When the controller commands HO to be enabled, the adaptive block first disables LO and waits for the LO voltage to drop below approximately 25% of VCC. HO is then enabled after a small delay. Similarly, when HO turns off, LO waits until the SW voltage has fallen to ½ of VCC. LO is then enabled after a small delay. In the event that SW does not fall within approximately 150 ns, LO is asserted high. This methodology insures adequate dead-time for appropriately sized MOSFETs.

In some applications it may be desirable to slow down the high-side MOSFET turn-on time in order to control switching spikes. This may be accomplished by adding a resistor is series with the HO output to the high-side gate. Values greater than 10  $\Omega$  should be avoided so as not to interfere with the adaptive gate drive. Use of an HB resistor for this function should be carefully evaluated so as not cause potentially harmful negative voltage to the high-side driver, and is generally limited to 2.2  $\Omega$  maximum.

#### **Thermal Protection**

For high temperature applications in the ceramic dip package, the internal thermal shutdown circuitry is disabled.

#### **Application Information**

#### **EXTERNAL COMPONENTS**

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in Table 1. The circuit shown in Figure 17 is configured for the following specifications:

- Output voltage = 5 V
- Input voltage = 7 V to 60 V
- Maximum load current = 7 A
- Switching frequency = 250 kHz

Simplified equations are used as a general guideline for the design method. Comprehensive equations are provided at the end of this section.

#### TIMING RESISTOR

 $R_T$  sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 250 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of  $R_T$  for 250-kHz switching frequency can be calculated as follows:

$$R_{T} = \frac{\frac{1}{250 \text{ kHz}} - 450 \text{ ns}}{284 \text{ pF}} = 12.5 \text{ k}\Omega$$
 (7)

The nearest standard value of 12.4 k $\Omega$  was chosen for R<sub>T</sub>.

#### **OUTPUT INDUCTOR**

The inductor value is determined based on the operating frequency, load current, ripple current and the input and output voltages.




Figure 11. Inductor Current

Knowing the switching frequency ( $f_{SW}$ ), maximum ripple current ( $I_{PP}$ ), maximum input voltage ( $V_{IN(MAX)}$ ) and the nominal output voltage ( $V_{OUT}$ ), the inductor value can be calculated:

$$L = \frac{V_{OUT}}{I_{PP} x f_{SW}} x \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
(8)

The maximum ripple current occurs at the maximum input voltage. Typically,  $I_{PP}$  is 20% to 40% of the full load current. When running diode emulation mode, the maximum ripple current should be less than twice the minimum load current. For full synchronous operation, higher ripple current is acceptable. Higher ripple current allows for a smaller inductor size, but places more of a burden on the output capacitor to smooth the ripple current for low output ripple voltage. For this example, 40% ripple current was chosen for a smaller sized inductor.

$$L = \frac{5V}{0.4 \times 7A \times 250 \text{kHz}} \times \left(1 - \frac{5V}{60V}\right) = 6.5 \,\mu\text{H}$$
 (9)



The nearest standard value of 6  $\mu$ H will be used. The inductor must be rated for the peak current to prevent saturation. During normal operation, the peak current occurs at maximum load current plus maximum ripple. During overload conditions with properly scaled component values, the peak current is limited to  $V_{CS(TH)}$  /  $R_S$  (See next section). At the maximum input voltage with a shorted output, the valley current must fall below  $V_{CS(TH)}$  /  $R_S$  before the high-side MOSFET is allowed to turn on. The peak current in steady state will increase to  $V_{IN(MAX)}$  x  $t_{ON(min)}$  / L above this level. The chosen inductor must be evaluated for this condition, especially at elevated temperature where the saturation current rating may drop significantly.

#### **CURRENT SENSE RESISTOR**

The current limit is set by the current sense resistor value (R<sub>s</sub>).

$$I_{LIM} = \frac{V_{CS(TH)}}{R_S} \tag{10}$$

For a 5-V output, the maximum current sense signal occurs at the minimum input voltage, so  $R_S$  is calculated from:

$$R_{S} \leq \frac{V_{CS(TH)}}{I_{O} + \frac{V_{OUT}}{2 \times L \times f_{SW}} \times \left(1 + \frac{V_{OUT}}{V_{IN(MIN)}}\right)}$$

$$(11)$$

For this example VCCX = 0 V, so  $V_{CS(TH)} = 0.11$  V. The current sense resistor is calculated as:

$$R_{S} \le \frac{0.11V}{7A + \frac{5V}{2 \times 6 \,\mu\text{H} \times 250 \,\text{kHz}} \times \left(1 + \frac{5V}{7V}\right)} \le 0.011\Omega$$
(12)

The next lowest standard value of 10 m $\Omega$  was chosen for R<sub>S</sub>.

#### **RAMP CAPACITOR**

With the inductor and sense resistor value selected, the value of the ramp capacitor ( $C_{RAMP}$ ) necessary for the emulation ramp circuit is:

$$C_{RAMP} \approx \frac{g_m \times L}{A \times R_S} \tag{13}$$

Where L is the value of the output inductor in Henrys,  $g_m$  is the ramp generator transconductance (5  $\mu$ A/V), and A is the current sense amplifier gain (10 V/V). For the 5-V output design example, the ramp capacitor is calculated as:

$$C_{RAMP} = \frac{5 \mu A/V \times 6 \mu H}{10 V/V \times 10 \text{ m}\Omega} = 300 \text{ pF}$$
 (14)

The next lowest standard value of 270 pF was selected for  $C_{RAMP}$ . A COG type capacitor with 5% or better tolerance is recommended.

#### **OUTPUT CAPACITORS**

The output capacitors smooth the inductor ripple current and provide a source of charge for transient loading conditions. For this design example, five 100- $\mu$ F ceramic capacitors where selected. Ceramic capacitors provide very low equivalent series resistance (ESR), but can exhibit a significant reduction in capacitance with DC bias. From the manufacturer's data, the ESR at 250 kHz is 2 m $\Omega$  / 5 = 0.4 m $\Omega$ , with a 36% reduction in capacitance at 5 V. This is verified by measuring the output ripple voltage and frequency response of the circuit. The fundamental component of the output ripple voltage is calculated as:

$$\Delta V_{OUT} = I_{PP} \times \sqrt{ESR^2 + \left(\frac{1}{8 \times f_{SW} \times C_{OUT}}\right)^2}$$
(15)

With typical values for the 5-V design example:

$$\Delta V_{OUT} = 3A \times \sqrt{0.4 \text{ m}\Omega^2 + \left(\frac{1}{8 \times 250 \text{ kHz} \times 320 \mu F}\right)^2}$$

$$\Delta V_{OUT} = 4.8 \text{ mV} \tag{16}$$

#### **INPUT CAPACITORS**

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the switch steps to the valley of the inductor current waveform, ramps up to the peak value, and then drops to zero at turn-off. The input capacitors should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating is  $I_{RMS} > I_{OUT} / 2$ .

Quality ceramic capacitors with a low ESR were selected for the input filter. To allow for capacitor tolerances and voltage rating, four 2.2-µF, 100-V ceramic capacitors were used for the typical application circuit. With ceramic capacitors, the input ripple voltage will be triangular and peak at 50% duty cycle. Taking into account the capacitance change with DC bias, the input ripple voltage is approximated as:

$$\Delta V_{IN} = \frac{I_{OUT}}{4 \times f_{SW} \times C_{IN}} = \frac{7A}{4 \times 250 \text{ kHz} \times 7 \text{ } \mu\text{F}} = 1V \tag{17}$$

When the converter is connected to an input power source, a resonant circuit is formed by the line impedance and the input capacitors. If step input voltage transients are expected near the maximum rating of the LM5116, a careful evaluation of the ringing and possible overshoot at the device VIN pin should be completed. To minimize overshoot make  $C_{IN} > 10 \times L_{IN}$ . The characteristic source impedance and resonant frequency are:

$$Z_{\rm S} = \sqrt{\frac{L_{\rm IN}}{C_{\rm IN}}} \qquad f_{\rm S} = \frac{1}{2\pi\sqrt{L_{\rm IN} \times C_{\rm IN}}} \tag{18}$$

The converter exhibits a negative input impedance which is lowest at the minimum input voltage:

$$Z_{IN} = -\frac{V_{IN}^2}{P_{OUT}} \tag{19}$$

The damping factor for the input filter is given by:

$$\delta = \frac{1}{2} \left( \frac{\mathsf{R}_{\mathsf{IN}} + \mathsf{ESR}}{\mathsf{Z}_{\mathsf{S}}} + \frac{\mathsf{Z}_{\mathsf{S}}}{\mathsf{Z}_{\mathsf{IN}}} \right) \tag{20}$$

Where  $R_{IN}$  is the input wiring resistance and ESR is the series resistance of the input capacitors. The term  $Z_S$  /  $Z_{IN}$  will always be negative due to  $Z_{IN}$ .

When  $\delta$  = 1, the input filter is critically damped. This may be difficult to achieve with practical component values. With  $\delta$  < 0.2, the input filter will exhibit significant ringing. If  $\delta$  is zero or negative, there is not enough resistance in the circuit and the input filter will sustain an oscillation. When operating near the minimum input voltage, an aluminum electrolytic capacitor across  $C_{IN}$  may be needed to damp the input for a typical bench test setup. Any parallel capacitor should be evaluated for its RMS current rating. The current will split between the ceramic and aluminum capacitors based on the relative impedance at the switching frequency.

#### **VCC CAPACITOR**

The primary purpose of the VCC capacitor ( $C_{VCC}$ ) is to supply the peak transient currents of the LO driver and bootstrap diode (D1) as well as provide stability for the VCC regulator. These current peaks can be several amperes. The recommended value of  $C_{VCC}$  should be no smaller than 0.47  $\mu F$ , and should be a good quality, low ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. A value of 1  $\mu F$  was selected for this design.

#### **BOOTSTRAP CAPACITOR**

The bootstrap capacitor ( $C_{HB}$ ) between the HB and SW pins supplies the gate current to charge the high-side MOSFET gate at each cycle's turn-on as well as supplying the recovery charge for the bootstrap diode (D1). These current peaks can be several amperes. The recommended value of the bootstrap capacitor is at least 0.1  $\mu$ F, and should be a good quality, low ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. The absolute minimum value for the bootstrap capacitor is calculated as:

$$C_{HB} \ge \frac{Q_g}{\Delta V_{HB}}$$
 (21)

Where  $Q_g$  is the high-side MOSFET gate charge and  $\Delta V_{HB}$  is the tolerable voltage droop on  $C_{HB}$ , which is typically less than 5% of VCC. A value of 1  $\mu$ F was selected for this design.

#### **SOFT START CAPACITOR**

The capacitor at the SS pin ( $C_{SS}$ ) determines the soft-start time, which is the time for the reference voltage and the output voltage to reach the final regulated value. The soft-start time  $t_{SS}$  should be substantially longer than the time required to charge  $C_{OUT}$  to  $V_{OUT}$  at the maximum output current. To meet this requirement:

$$t_{SS} > V_{OUT} \times C_{OUT} / (I_{CURRENT LIMIT} - I_{OUT})$$
 (22)

The value of  $C_{\text{SS}}$  for a given time is determined from:

$$C_{SS} = \frac{t_{SS} \times 10 \,\mu\text{A}}{1.215\text{V}} \tag{23}$$

For this application, a value of 0.01 µF was chosen for a soft-start time of 1.2 ms.

#### **OUTPUT VOLTAGE DIVIDER**

R<sub>FB1</sub> and R<sub>FB2</sub> set the output voltage level, the ratio of these resistors is calculated from:

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{1.215V} - 1 \tag{24}$$

 $R_{FB1}$  is typically 1.21 k $\Omega$  for a divider current of 1 mA. The divider current can be reduced to 100  $\mu$ A with  $R_{FB1}$ =12.1 k $\Omega$ . For the 5-V output design example used here,  $R_{FB1}$  = 1.21 k $\Omega$  and  $R_{FB2}$  = 3.74 k $\Omega$ .

#### **UVLO DIVIDER**

A voltage divider and filter can be connected to the UVLO pin to set a minimum operating voltage  $V_{IN(MIN)}$  for the regulator. If this feature is required, the following procedure can be used to determine appropriate resistor values for  $R_{UV2}$ ,  $R_{UV1}$  and  $C_{FT}$ .

- 1.  $R_{UV2}$  must be large enough such that in the event of a current limit, the internal UVLO switch can pull UVLO < 200 mV. This can be guaranteed if: $R_{UV2} > 500 \text{ x V}_{IN(MAX)}$ Where  $V_{IN(MAX)}$  is the maximum input voltage and  $R_{UV2}$  is in ohms.
- 2. With an appropriate value for  $R_{UV2}$ ,  $R_{UV1}$  can be selected using the following equation:  $R_{UV1} = 1.215 \text{ x} \left( \frac{R_{UV2}}{V_{IN(MIN)} + (5 \text{ } \mu\text{A} \text{ x} \text{ } R_{UV2}) 1.215} \right) \text{Where } V_{IN(MIN)} \text{ is the desired shutdown voltage.}$
- 3. Capacitor  $C_{FT}$  provides filtering for the divider and determines the off-time of the "hiccup" duty cycle during current limit. When  $C_{FT}$  is used in conjunction with the voltage divider, a diode across the top resistor should be used to discharge  $C_{FT}$  in the event of an input under-voltage  $t_{OFF} = -\left(\frac{R_{UV1} \times R_{UV2}}{R_{UV1} + R_{UV2}}\right) \times C_{FT} \times \ln\left(1 \frac{1.215 \times (R_{UV1} + R_{UV2})}{V_{IN} \times R_{UV1}}\right)$

If under-voltage shutdown is not required, R<sub>UV1</sub> and R<sub>UV2</sub> can be eliminated and the off-time becomes:

$$t_{OFF} = C_{FT} \times \frac{1.215 \text{V}}{5 \,\mu\text{A}}$$
 (25)

The voltage at the UVLO pin should never exceed 16V when using an external set-point divider. It may be necessary to clamp the UVLO pin at high input voltages. For the design example,  $R_{UV2}=102~k\Omega$  and  $R_{UV1}=21~k\Omega$  for a shut-down voltage of 6.6 V. If sustained short circuit protection is required,  $C_{FT} \ge 1~\mu F$  will limit the short circuit power dissipation. D2 may be installed when using  $C_{FT}$  with  $R_{UV1}$  and  $R_{UV2}$ .

#### **MOSFETs**

Selection of the power MOSFETs is governed by the same tradeoffs as switching frequency. Breaking down the losses in the high-side and low-side MOSFETs is one way to determine relative efficiencies between different devices. When using discrete SO-8 MOSFETs the LM5116 is most efficient for output currents of 2 A to 10 A. Losses in the power MOSFETs can be broken down into conduction loss, gate charging loss, and switching loss. Conduction, or  $I^2R$  loss  $P_{DC}$ , is approximately:

**STRUMENTS** 



$$P_{DC(HO-MOSFET)} = D \times (I_O^2 \times R_{DS(ON)} \times 1.3)$$
 (26)

$$P_{DC(LO-MOSFET)} = (1 - D) \times (I_0^2 \times R_{DS(ON)} \times 1.3)$$
(27)

Where D is the duty cycle. The factor 1.3 accounts for the increase in MOSFET on-resistance due to heating. Alternatively, the factor of 1.3 can be ignored and the on-resistance of the MOSFET can be estimated using the  $R_{DS(ON)}$  vs Temperature curves in the MOSFET datasheet. Gate charging loss,  $P_{GC}$ , results from the current driving the gate capacitance of the power MOSFETs and is approximated as:

$$P_{GC} = n \times VCC \times Q_n \times f_{SW}$$
 (28)

 $Q_g$  refer to the total gate charge of an individual MOSFET, and 'n' is the number of MOSFETs. If different types of MOSFETs are used, the 'n' term can be ignored and their gate charges summed to form a cumulative  $Q_g$ . Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM5116 and not in the MOSFET itself. Further loss in the LM5116 is incurred as the gate driving current is supplied by the internal linear regulator. The gate drive current supplied by the VCC regulator is calculated as:

$$I_{GC} = (Q_{gh} + Q_{gl}) \times f_{SW}$$
(29)

Where  $Q_{gh} + Q_{gl}$  represent the gate charge of the HO and LO MOSFETs at VGS = VCC. To ensure start-up,  $I_{GC}$  should be less than the VCC current limit rating of 15 mA minimum when powered by the internal 7.4-V regulator. Failure to observe this rating may result in excessive MOSFET heating and potential damage. The  $I_{GC}$  run current may exceed 15 mA when VCC is powered by VCCX.

$$P_{SW} = 0.5 \times V_{IN} \times I_{O} \times (t_{R} + t_{F}) \times f_{SW}$$
(30)

Where  $t_R$  and  $t_F$  are the rise and fall times of the MOSFET. Switching loss is calculated for the high-side MOSFET only. Switching loss in the low-side MOSFET is negligible because the body diode of the low-side MOSFET turns on before the MOSFET itself, minimizing the voltage from drain to source before turn-on. For this example, the maximum drain-to-source voltage applied to either MOSFET is 60 V. VCC provides the drive voltage at the gate of the MOSFETs. The selected MOSFETs must be able to withstand 60 V plus any ringing from drain to source, and be able to handle at least VCC plus ringing from gate to source. A good choice of MOSFET for the 60-V input design example is the Si7850DP. It has an  $R_{\rm DS(ON)}$  of 20 m $\Omega$ , total gate charge of 14 nC, and rise and fall times of 10 ns and 12 ns respectively. In applications where a high step-down ratio is maintained for normal operation, efficiency may be optimized by choosing a high-side MOSFET with lower  $Q_{\rm g}$ , and low-side MOSFET with lower  $R_{\rm DS(ON)}$ .

For higher voltage MOSFETs which are not true logic level, it is important to use the UVLO feature. Choose a minimum operating voltage which is high enough for VCC and the bootstrap (HB) supply to fully enhance the MOSFET gates. This will prevent operation in the linear region during power-on or power-off which can result in MOSFET failure. Similar consideration must be made when powering VCCX from the output voltage. For the high-side MOSFET, the gate threshold should be considered and careful evaluation made if the gate threshold voltage exceeds the HO driver UVLO.

#### **MOSFET SNUBBER**

A resistor-capacitor snubber network across the low-side MOSFET reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5  $\Omega$  and 50  $\Omega$ . Increasing the value of the snubber capacitor results in more damping, but higher snubber losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the switch waveform at high load.

#### **ERROR AMPLIFIER COMPENSATION**

 $R_{COMP}$ ,  $C_{COMP}$  and  $C_{HF}$  configure the error amplifier gain characteristics to accomplish a stable voltage loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components,  $R_{COMP}$  and  $C_{COMP}$ . The voltage loop gain is the product of the modulator gain and the error amplifier gain. For the 5-V output design example, the modulator is treated as an ideal voltage-to-current converter. The DC modulator gain of the LM5116 can be modeled as:

$$DC Gain_{(MOD)} = R_{LOAD} / (A \times R_S)$$
(31)

The dominant low frequency pole of the modulator is determined by the load resistance ( $R_{LOAD}$ ) and output capacitance ( $C_{OUT}$ ). The corner frequency of this pole is:

$$f_{P(MOD)} = 1 / (2\pi x R_{LOAD} x C_{OUT})$$
 (32)

For  $R_{LOAD}$  = 5 V / 7 A = 0.714  $\Omega$  and  $C_{OUT}$  = 320  $\mu F$  (effective) then  $f_{P(MOD)}$  = 700 Hz

TEXAS INSTRUMENTS

DC  $Gain_{(MOD)} = 0.714 \Omega / (10 x 10 m\Omega) = 7.14 = 17 dB$ 

For the 5-V design example the modulator gain vs. frequency characteristic was measured as shown in Figure 12.




Figure 12. Modulator Gain and Phase

Components  $R_{COMP}$  and  $C_{COMP}$  configure the error amplifier as a type II configuration. The DC gain of the amplifier is 80 dB which has a pole at low frequency and a zero at  $f_{ZEA} = 1$  /  $(2\pi \times R_{COMP} \times C_{COMP})$ . The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the voltage loop. A single pole response at the crossover frequency yields a very stable loop with 90° of phase margin. For the design example, a target loop bandwidth (crossover frequency) of one-tenth the switching frequency or 25 kHz was selected. The compensation network zero ( $f_{ZEA}$ ) should be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of  $R_{COMP}$  and  $C_{COMP}$  for a desired compensation network zero 1 /  $(2\pi \times R_{COMP} \times C_{COMP})$  to be 2.5 kHz. Increasing  $R_{COMP}$ , while proportionally decreasing  $C_{COMP}$ , increases the error amp gain. Conversely, decreasing  $R_{COMP}$  while proportionally increasing  $C_{COMP}$ , decreases the error amp gain. For the design example  $C_{COMP}$  was selected as 3300 pF and  $R_{COMP}$  was selected as 18 k $\Omega$ . These values configure the compensation network zero at 2.7 kHz. The error amp gain at frequencies greater than  $f_{ZEA}$  is:  $R_{COMP}$  /  $R_{FB2}$ , which is approximately 4.8 (13.6 dB).




Figure 13. Error Amplifier Gain and Phase

The overall voltage loop gain can be predicted as the sum (in dB) of the modulator gain and the error amp gain.




Figure 14. Overall Voltage Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response.  $C_{HF}$  can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of  $C_{HF}$  must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by  $C_{HF}$  is:  $f_{P2} = f_{ZEA} \times C_{COMP} / C_{HF}$ . The value of  $C_{HF}$  was selected as 100 pF for the design example.

#### **PCB LAYOUT AND THERMAL CONSIDERATIONS**

In a buck regulator the primary switching loop consists of the input capacitor, MOSFETs and current sense resistor. Minimizing the area of this loop reduces the stray inductance and minimizes noise and possible erratic operation. The input capacitor should be placed as close as possible to the MOSFETs, with the VIN side of the capacitor connected directly to the high-side MOSFET drain, and the GND side of the capacitor connected as close as possible to the low-side source or current sense resistor ground connection. A ground plane in the PC board is recommended as a means to connect the quiet end (input voltage ground side) of the input filter capacitors to the output filter capacitors and the PGND pin of the regulator. Connect all of the low power ground connections ( $C_{SS}$ ,  $R_T$ ,  $C_{RAMP}$ ) directly to the regulator AGND pin. Connect the AGND and PGND pins together through to a topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane.

The highest power dissipating components are the two power MOSFETs. The easiest way to determine the power dissipated in the MOSFETs is to measure the total conversion losses ( $P_{IN}$  -  $P_{OUT}$ ), then subtract the power losses in the output inductor and any snubber resistors. The resulting power losses are primarily in the switching MOSFETs.

If a snubber is used, the power loss can be estimated with an oscilloscope by observation of the resistor voltage drop at both turn-on and turn-off transitions. Assuming that the RC time constant is  $<< 1 / f_{SW}$ .

$$P = C \times V^2 \times f_{SW}$$
 (33)

The regulator has an exposed thermal pad to aid power dissipation. Selecting MOSFETs with exposed pads will aid the power dissipation of these devices. Careful attention to  $R_{DS(ON)}$  at high temperature should be observed. Also, at 250 kHz, a MOSFET with low gate capacitance will result in lower switching losses.

#### **Comprehensive Equations**

#### **CURRENT SENSE RESISTOR AND RAMP CAPACITOR**

 $T = 1 / f_{SW}$ ,  $g_m = 5 \mu A/V$ , A = 10 V/V.  $I_{OUT}$  is the maximum output current at current limit.

General Method for  $V_{OUT} < 5 \text{ V}$ :

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} - \frac{V_{OUT} \times T}{2 \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN(MIN)}}\right) + \frac{V_{OUT} \times T}{L} \times \frac{\left(1 + \frac{5 - V_{OUT}}{V_{IN(MIN)}}\right)}{\left(1 + \frac{5 - V_{OUT}}{V_{IN(MAX)}}\right)}$$
(34)

$$C_{RAMP} = \frac{g_m \times L}{A \times R_S} \times \left( 1 + \frac{5 - V_{OUT}}{V_{IN(MAX)}} \right)$$
(35)

General Method for 5 V < V<sub>OUT</sub> < 7.5 V:

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} - \frac{V_{OUT} \times T}{2 \times L} \times \left(1 - \frac{V_{OUT} \times T}{V_{IN(MIN)}}\right) + \frac{V_{OUT} \times T}{L}}$$

$$C_{RAMP} = \frac{g_{m} \times L}{A \times R_{S}} \times \left(1 + \frac{5 - V_{OUT}}{V_{IN(MIN)}}\right)$$
(36)

#### Best Performance Method:

This minimizes the current limit deviation due to changes in line voltage, while maintaining near optimal slope compensation.

Calculate optimal slope current,  $I_{OS} = (V_{OUT} / 3) \times 10 \mu A/V$ . For example, at  $V_{OUT} = 7.5 \text{ V}$ ,  $I_{OS} = 25 \mu A$ .

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} + \frac{V_{OUT} \times T}{L}} \quad C_{RAMP} = \frac{I_{OS} \times L}{V_{OUT} \times A \times R_{S}}$$
(38)

Calculate V<sub>RAMP</sub> at the nominal input voltage.

$$V_{RAMP} = \frac{V_{OUT}}{V_{IN}} \times \frac{((V_{IN} - V_{OUT}) \times g_m + I_{OS}) \times T}{C_{RAMP}}$$
(39)

For  $V_{OUT} > 7.5 \text{ V}$ , install a resistor from the RAMP pin to VCC.

$$R_{RAMP} = \frac{VCC - V_{RAMP}}{I_{OS} - 25 \,\mu\text{A}} \tag{40}$$




Figure 15.  $R_{RAMP}$  to VCC for  $V_{OUT} > 7.5 V$ 

For  $V_{OUT}$  < 7.5 V, a negative VCC is required. This can be made with a simple charge pump from the LO gate output. Install a resistor from the RAMP pin to the negative VCC.

$$R_{RAMP} = \frac{VCC - 0.5V + V_{RAMP}}{25 \ \mu A - I_{OS}}$$
 (41)




Figure 16.  $R_{RAMP}$  to -VCC for  $V_{OUT} < 7.5 \text{ V}$ 

If a large variation is expected in VCC, say for  $V_{IN}$  < 11 V, a Zener regulator may be added to supply a constant voltage for  $R_{RAMP}$ .

#### MODULATOR TRANSFER FUNCTION

The following equations can be used to calculate the control-to-output transfer function:

$$\frac{\hat{V}_{\text{OUT}}}{\hat{V}_{\text{COMP}}} = \frac{R_{\text{LOAD}}}{A \times R_{\text{S}}} \times \frac{1}{1 + \frac{R_{\text{LOAD}}}{K_{\text{m}} \times A \times R_{\text{S}}}} \times \frac{1 + \frac{s}{\omega_{\text{Z}}}}{\left(1 + \frac{s}{\omega_{\text{P}}}\right) \times \left(1 + \frac{s}{\omega_{\text{n}} \times Q} + \frac{s^2}{\omega_{\text{n}}^2}\right)} \tag{42}$$

$$K_{m} = \frac{1}{\frac{(D - 0.5) \times A \times R_{S} \times T}{L} + (1 - 2 \times D) \times K_{SL} + \frac{V_{SL}}{V_{IN}}}$$
(43)

$$K_{SL} = \frac{g_{m} \times T}{C_{RAMP}} \qquad V_{SL} = \frac{I_{OS} \times T}{C_{RAMP}}$$
(44)

$$\omega_{Z} = \frac{1}{C_{OUT} \times ESR} \quad \omega_{P} = \frac{1}{C_{OUT}} \times \left( \frac{1}{R_{LOAD}} + \frac{1}{K_{m} \times A \times R_{S}} \right) \omega_{n} = \frac{\pi}{T}$$
(45)

$$S_{e} = \frac{(V_{IN} - V_{OUT}) \times K_{SL} + V_{SL}}{T} \qquad S_{n} = \frac{V_{IN} \times A \times R_{S}}{L}$$

$$m_{C} = \frac{S_{e}}{S_{n}} \qquad Q = \frac{1}{\pi \times (m_{C} - 0.5)}$$
(46)

 $K_m$  is the effective DC gain of the modulating comparator. The duty cycle D =  $V_{OUT}$  /  $V_{IN}$ .  $K_{SL}$  is the proportional slope compensation term.  $V_{SL}$  is the fixed slope compensation term. Slope compensation is set by  $m_c$ , which is the ratio of the external ramp to the natural ramp. The switching frequency sampling gain is characterized by  $\omega_n$  and Q, which accounts for the high frequency inductor pole.

For  $V_{SL}$  without  $R_{RAMP}$ , use  $I_{OS} = 25 \mu A$ 

For  $V_{SL}$  with  $R_{RAMP}$  to  $V_{CC}$ , use  $I_{OS} = 25 \mu A + V_{CC}/R_{RAMP}$ 

For  $V_{SL}$  with  $R_{RAMP}$  to  $-V_{CC}$ , use  $I_{OS} = 25 \mu A - V_{CC}/R_{RAMP}$ 

#### **ERROR AMPLIFIER TRANSFER FUNCTION**

The following equations are used to calculate the error amplifier transfer function:

$$\frac{\hat{V}_{\text{COMP}}}{\hat{V}_{\text{OUT(FB)}}} = -G_{\text{EA(S)}} \times \frac{1}{1 + \left(\frac{1}{A_{\text{OL}}} + \frac{s}{\omega_{\text{BW}}}\right) \times \left(1 + \frac{G_{\text{EA(S)}}}{K_{\text{FB}}}\right)} \tag{47}$$

$$G_{EA(S)} = \frac{1 + \frac{s}{\omega_{ZEA}}}{\frac{s}{\omega_O} x \left(1 + \frac{s}{\omega_{HF}}\right)} \quad K_{FB} = \frac{R_{FB1}}{R_{FB1} + R_{FB2}}$$

$$(48)$$

$$\omega_{\text{ZEA}} = \frac{1}{C_{\text{COMP}} \times R_{\text{COMP}}} \quad \omega_{\text{O}} = \frac{1}{(C_{\text{HF}} + C_{\text{COMP}}) \times R_{\text{FB2}}}$$

$$\omega_{\text{HF}} = \frac{(C_{\text{HF}} + C_{\text{COMP}})}{C_{\text{HF}} \times C_{\text{COMP}} \times R_{\text{COMP}}}$$
(49)

Where  $A_{OL}$  = 10,000 (80 dB) and  $\omega_{BW}$  =  $2\pi$  x  $f_{BW}$ .  $G_{EA(S)}$  is the ideal error amplifier gain, which is modified at DC and high frequency by the open loop gain of the amplifier and the feedback divider ratio.




Figure 17. 5-V 7-A Typical Application Schematic

Table 1. Bill of Materials for 7-V - 60-V Input, 5-V 7-A Output, 250 kHz

ID	Part Number	Туре	Size	Parameters	Qty	Vendor
C1, C2, C14	C2012X7R1E105K	Capacitor, Ceramic 0805 1µF, 25V, X7R		3	TDK	
C3	VJ0603Y103KXAAT	Capacitor, Ceramic	0603	0.01µF, 50V, X7R	1	Vishay
C4	VJ0603A271JXAAT	Capacitor, Ceramic	0603	270pF, 50V, COG, 5%	1	Vishay
C5, C15	VJ0603Y101KXAT W1BC	Capacitor, Ceramic 0603 100pF, 50V, X7R		2	Vishay	
C6	VJ0603Y332KXXAT	Capacitor, Ceramic	Capacitor, Ceramic 0603 3300pF, 25V, X7R		1	Vishay
C7		Capacitor, Ceramic	0603	Not Used	0	
C8, C9, C10, C11	C4532X7R2A225M	Capacitor, Ceramic	1812	2.2μF, 100V X7R	4	TDK
C12	C3225X7R2A105M	Capacitor, Ceramic	1210	1μF, 100V X7R	1	TDK
C13	C2012X7R2A104M	Capacitor, Ceramic	0805	0.1µF, 100V X7R	1	TDK
C16, C17, C18, C19, C20	C4532X6S0J107M	Capacitor, Ceramic	1812	100μF, 6.3V, X6S, 105°C	5	TDK
C21, C22		Capacitor, Tantalum	D Case	Not Used	0	
C23		Capacitor, Ceramic	0805	Not Used	0	



#### Table 1. Bill of Materials for 7-V - 60-V Input, 5-V 7-A Output, 250 kHz (continued)

ID	Part Number	Туре	Size	Parameters	Qty	Vendor
D1	CMPD2003	Diode, Switching	SOT-23	200mA, 200V	1	Central Semi
D2	CMPD2003	Diode, Switching	SOT-23	Not Used	0	Central Semi
JMP1		Connector, Jumper		2 pin sq. post	1	
L1	HC2LP-6R0	Inductor		6µH, 16.5A	1	Cooper
P1-P4	1514-2	Turret Terminal	.090" dia.		4	Keystone
TP1-TP5	5012	Test Point	.040" dia.		5	Keystone
Q1, Q2	Si7850DP	N-CH MOSFET	SO-8 Power PAK	10.3A, 60V	2	Vishay Siliconix
R1	CRCW06031023F	Resistor	0603	102kΩ, 1%	1	Vishay
R2	CRCW06032102F	Resistor	0603	21.0kΩ, 1%	1	Vishay
R3	CRCW06033741F	Resistor	0603	3.74kΩ, 1%	1	Vishay
R4	CRCW06031211F	Resistor	0603	1.21kΩ, 1%	1	Vishay
R5		Resistor	0603	Not Used	0	
R6, R7	CRCW06030R0J	Resistor	0603	Ω0	2	Vishay
R8	CRCW0603103J	Resistor	0603	10kΩ, 5%	1	Vishay
R9	CRCW06031242F	Resistor	0603	12.4kΩ, 1%	1	Vishay
R10	CRCW0603183J	Resistor	0603	18kΩ, 5%	1	Vishay
R11	LRC-LRF2010-01- R010-F	Resistor	2010	0.010Ω, 1%	1	IRC
R12		Resistor	0603	Not Used	0	
R13	CRCW0603105J	Resistor	0603	1ΜΩ, 5%	1	Vishay
R14		Resistor	1206	Not Used	0	
U1	LM5116MHX	Synchronous Buck Controller	TSSOP-20EP		1	NSC



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5116HJD	ACTIVE	CDIP SB	JD	20	18	RoHS & Green	(6) AU	Level-1-260C-UNLIM	-55 to 175	LM5116HJD	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## JD (R-CDIP-T\*\*)

#### CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司