# 具有 40 V 内部 FET 开关且采用 SOT－23 封装的 LM2733 0．6MHz 和 1.6 MHz 升压转换器 

1 特性

- 40V DMOS FET 开关
- 1.6 MHz （＂X＂）， 0.6 MHz （＂ Y ＂）开关频率
- 低 $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{DMOS}$ FET
- 高达 1A 的开关电流
- 宽输入电压范围：2．7V 至 14 V
- 低关断电流 $(<1 \mu \mathrm{~A})$
- 5 引脚 SOT－23 封装
- 使用微型电容器和电感器
- 逐周期电流限制
- 内部补偿

2 应用

- 白光 LED 电流源
- PDA 和掌上电脑
- 数码相机
- 便携式电话和游戏
- 本地升压稳压器

典型应用电路


3 说明
LM2733 开关稳压器是在 1.6 MHz （＂ X ＂选项）和 600 kHz （＂Y＂选项）固定频率下工作的电流模式升压转换器。

通过使用 SOT－23 封装（凭借内部 1A 开关的极小功率损耗和使用小型电感器和电容器），可以实现业界最高的功率密度。40V 内部开关使这些解决方案非常适合升压至 16 V 或更高的电压。

这些器件具有逻辑电平关断引脚，可用于降低静态电流并延长电池寿命。
通过逐周期电流限制和热关断提供保护。内部补偿可简化设计并减少组件数量。

器件信息 ${ }^{(1)}$

| 器件型号 | 封装 | 封装尺寸（标称值） |
| :--- | :--- | :--- |
| LM2733 | SOT－23（5） | $2.90 \mathrm{~mm} \times 1.60 \mathrm{~mm}$ |

（1）如需了解所有可用封装，请参阅数据表末尾的可订购产品附
信。
效率与负载电流间的关系


## 目录

1 特性 ..... 1
2 应用 ..... 1
3 说明 ..... 1
4 修订历史记录 ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 3
6．1 Absolute Maximum Ratings ..... 3
6．2 ESD Ratings ..... 3
6．3 Recommended Operating Conditions ..... 4
6．4 Thermal Information ..... 4
6．5 Electrical Characteristics ..... 4
6．6 Typical Characteristics ..... 6
7 Detailed Description ..... 10
7．1 Overview ..... 10
7．2 Functional Block Diagram ..... 10
7．3 Feature Description ..... 10
7．4 Device Functional Modes ..... 11
8 Application and Implementation ..... 12
8．1 Application Information． ..... 12
8．2 Typical Application ..... 12
9 Power Supply Recommendations ..... 18
10 Layout． ..... 18
10．1 Layout Guidelines ..... 18
10．2 Layout Example ..... 18
11 器件和文档支持 ..... 19
11.1 商标 ..... 19
11.2 静电放电警告 ..... 19
11．3 Glossary ..... 19
12 机械，封装和可订购信息． ..... 19

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。
Changes from Revision F（December 2014）to Revision G Page
－已更改 典型应用电路图像，以更正异常的连接器线路。 ..... 1
Changes from Revision E（April 2013）to Revision F Page
－已添加引脚配置和功能部分，ESD 额定值 表，特性 说明 部分，器件功能模式，应用和实施部分，电源相关建议部 分，布局部分，器件和文档支持部分以及机械，封装和可订购信息部分 ..... 1
Changes from Revision D（April 2013）to Revision E Page
－Changed layout of National Semiconductor Data Sheet to TI format ..... 11

## 5 Pin Configuration and Functions



Pin Functions

| PIN |  | I/O | DESCRIPTION |  |
| :---: | :---: | :---: | :--- | :---: |
| NAME | NO. |  |  |  |
| SW | 1 | O | Drain of the internal FET switch. |  |
| GND | 2 | GND | Analog and power ground. |  |
| FB | 3 | I | Feedback point that connects to external resistive divider. |  |
| $\overline{S H D N}$ | 4 | I | Shutdown control input. Connect to $\mathrm{V}_{\text {IN }}$ if this feature is not used. |  |
| $\mathrm{V}_{\text {IN }}$ | 5 | I | Analog and power input. |  |

## 6 Specifications

### 6.1 Absolute Maximum Ratings ${ }^{(1)(2)}$

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Input supply voltage (VIN) | -0.4 | 14.5 | V |
| FB pin voltage | -0.4 | 6 | V |
| SW pin voltage | -0.4 | 40 | V |
| $\overline{\text { SHDN }}$ pin voltage | -0.4 | $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| Power dissipation ${ }^{(3)}$ | Internally Limited |  |  |
| Lead temperature (soldering, 5 sec .) |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of the limits set forth under the operating ratings which specify the intended range of operating conditions.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(3) The maximum power dissipation which can be safely dissipated for any application is a function of the maximum junction temperature, $T_{J}(M A X)=125^{\circ} \mathrm{C}$, the junction-to-ambient thermal resistance for the SOT-23 package, $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}=210^{\circ} \mathrm{C} / \mathrm{W}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature for designs using this device can be calculated using the formula: $P(M A X)=\frac{T_{J}(M A X)-T_{A}}{\theta_{J-A}}=\frac{125-T_{A}}{265}$ If power dissipation exceeds the maximum specified above, the internal thermal protection circuitry protects the device by reducing the output voltage as required to maintain a safe junction temperature.

### 6.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(ESD) }}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ | $\pm 2000$ | V |
|  |  | Machine model | $\pm 200$ |  |

[^0]
### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  | MIN | MAX |
| :--- | ---: | :---: |
| UNIT |  |  |
| Input supply voltage (VIN) | 2.7 | 14 |
| SHDN pin voltage | 0 | V |
| Junction temperature | -40 | V $_{\text {IN }}$ |

### 6.4 Thermal Information

|  |  | LM2733 |  |
| :---: | :---: | :---: | :---: |
|  | THERMAL METRIC ${ }^{(1)}$ | DBV (SOT-23) | UNIT |
|  |  | 5 PINS |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 210 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 122 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JB}}$ | Junction-to-board thermal resistance | 38.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| \%JT | Junction-to-top characterization parameter | 12.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board characterization parameter | 37.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JCC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | n/a | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal MetricsSPRA953 application report.

### 6.5 Electrical Characteristics

Unless otherwise specified: $\mathrm{V}_{I \mathrm{~N}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHDN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | TEST CONDITIONS | MIN ${ }^{(1)}$ | TYP ${ }^{(2)}$ | MAX ${ }^{(1)}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 2.7 |  | 14 | V |
| $\mathrm{I}_{\text {SW }}$ | Switch current limit | See ${ }^{(3)}$ | 1 | 1.5 |  | A |
| $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ | Switch ON resistance | $\mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA}$ |  | 500 | 650 | $m \Omega$ |
| $\mathrm{SHDN}_{\text {TH }}$ | Shutdown threshold | Device ON, $40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 1.5 |  |  | V |
|  |  | $\begin{aligned} & \text { Device OFF, }-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq \\ & +125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 0.50 |  |
| ISHDN | Shutdown pin bias current | $\mathrm{V}_{\text {SHDN }}=0$ |  | 0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$ |  | 0 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {SHDN }}=5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq \\ & +125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 2 |  |
| $V_{\text {FB }}$ | Feedback pin reference voltage | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$ |  | 1.230 |  | V |
|  |  | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 1.205 |  | 1.255 |  |
| $\mathrm{I}_{\mathrm{FB}}$ | Feedback pin bias current | $\mathrm{V}_{\mathrm{FB}}=1.23 \mathrm{~V}$ |  | 60 |  | nA |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$, Switching " X " |  | 2.1 |  | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}, \text { Switching " } \mathrm{X} ", \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 3 |  |
|  |  | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$, Switching "Y" |  | 1.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {SHDN }}=5 \mathrm{~V} \text {, Switching " } \mathrm{Y} \text { ", } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 2 |  |
|  |  | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$, Not Switching |  | 400 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$, Not Switching, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}$ |  |  | 500 |  |
|  |  | $\mathrm{V}_{\text {SHDN }}=0$ |  | 0.024 | 1 |  |
| $\Delta \mathrm{V}_{\mathrm{FB}} \overline{\Delta \mathrm{V}_{\mathrm{IN}}}$ | FB voltage line regulation | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 14 \mathrm{~V}$ |  | 0.02 |  | \%/V |

(1) Limits are specified by testing, statistical correlation, or design.
(2) Typical values are derived from the mean value of a large quantity of samples tested during characterization and represent the most likely expected value of the parameter at room temperature.
(3) Switch current limit is dependent on duty cycle (see Typical Characteristics). Limits shown are for duty cycles $\leq 50 \%$.

## Electrical Characteristics (continued)

Unless otherwise specified: $\mathrm{V}_{\mathbb{I}}=5 \mathrm{~V}, \mathrm{~V}_{\text {SHON }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

|  | PARAMETER | TEST CONDITIONS | MIN ${ }^{(1)}$ | TYP ${ }^{(2)} \mathbf{M A X}^{(1)}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {SW }}$ | Switching frequency | "X" Option |  | 1.6 | MHz |
|  |  | "X" Option, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}$ | 1.15 | 1.85 |  |
|  |  | "Y" Option |  | 0.60 |  |
|  |  | "Y" Option, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 0.40 | 0.8 |  |
| $\mathrm{D}_{\text {MAX }}$ | Maximum duty cycle | "X" Option |  | 93\% |  |
|  |  | "X" Option, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 87\% |  |  |
|  |  | "Y" Option | 96\% |  |  |
|  |  | "Y" Option, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ | 93\% |  |  |
| $\mathrm{I}_{\mathrm{L}}$ | Switch leakage | Not Switching $\mathrm{V}_{\text {SW }}=5 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |

LM2733

### 6.6 Typical Characteristics

Unless otherwise specified: $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}, \overline{\mathrm{SHDN}}$ pin is tied to $\mathrm{V}_{\mathbb{I}}$.


Figure 1. Iq $\mathrm{V}_{\mathbf{I N}}$ (Active) vs Temperature - " X "


Figure 3. Oscillator Frequency vs Temperature - "X"


Figure 5. Max. Duty Cycle vs Temperature - "X"


Figure 2. Iq $\mathrm{V}_{\mathrm{IN}}$ (Active) vs Temperature - " Y "


Figure 4. Oscillator Frequency vs Temperature - " $Y$ "


Figure 6. Max. Duty Cycle vs Temperature - " Y "

## Typical Characteristics (continued)

Unless otherwise specified: $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}, \overline{\mathrm{SHDN}}$ pin is tied to $\mathrm{V}_{\mathbb{I N}}$.


Figure 7. Feedback Voltage vs Temperature


Figure 9. Current Limit vs Temperature


Figure 11. Efficiency vs Load Current (Vout = 12 V ) - "X"


Figure 8. $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ vs Temperature


Figure 10. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{vs} \mathrm{V}_{\mathrm{IN}}$


Figure 12. Efficiency vs Load Current (Vout = 15 V ) - "X"

LM2733

## Typical Characteristics (continued)

Unless otherwise specified: $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}, \overline{\mathrm{SHDN}}$ pin is tied to $\mathrm{V}_{\mathbb{I N}}$.


Figure 13. Efficiency vs Load Current (Vout = 20 V ) - "X"


Figure 15. Efficiency vs Load Current $\left(\mathrm{V}_{\text {OUT }}=30 \mathrm{~V}\right)$ - "X"


Figure 17. Efficiency vs Load Current $\left(\mathrm{V}_{\text {OUt }}=40 \mathrm{~V}\right)$ - "X"


Figure 14. Efficiency vs Load Current (VOUT = 25 V ) - "X"


Figure 16. Efficiency vs Load Current ( $\mathrm{V}_{\text {OUT }}=35 \mathrm{~V}$ ) - "X"


Figure 18. Efficiency vs Load ( $\mathrm{V}_{\text {OUT }}=15 \mathrm{~V}$ ) - " Y "

## Typical Characteristics (continued)

Unless otherwise specified: $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}, \overline{\mathrm{SHDN}}$ pin is tied to $\mathrm{V}_{\mathbb{I N}}$.


Figure 19. Efficiency vs Load ( $\mathrm{V}_{\text {OUt }}=20 \mathrm{~V}$ ) - " Y "


Figure 21. Efficiency vs Load (VOUT = 30 V ) - " Y "


Figure 20. Efficiency vs Load (Vout = 25 V ) - " Y "


Figure 22. Efficiency vs Load ( $\mathrm{V}_{\text {OUT }}=35 \mathrm{~V}$ ) - " Y "


Figure 23. Efficiency vs Load ( $\mathrm{V}_{\text {out }}=40 \mathrm{~V}$ ) - " Y "

## 7 Detailed Description

### 7.1 Overview

The LM2733 device is a switching converter IC that operates at a fixed frequency ( 0.6 or 1.6 MHz ) using currentmode control for fast transient response over a wide input voltage range and incorporate pulse-by-pulse current limiting protection. Because this is current mode control, a $50 \mathrm{~m} \Omega$ sense resistor in series with the switch FET is used to provide a voltage (which is proportional to the FET current) to both the input of the pulse width modulation (PWM) comparator and the current limit amplifier.
At the beginning of each cycle, the S-R latch turns on the FET. As the current through the FET increases, a voltage (proportional to this current) is summed with the ramp coming from the ramp generator and then fed into the input of the PWM comparator. When this voltage exceeds the voltage on the other input (coming from the Gm amplifier), the latch resets and turns the FET off. Since the signal coming from the Gm amplifier is derived from the feedback (which samples the voltage at the output), the action of the PWM comparator constantly sets the correct peak current through the FET to keep the output volatge in regulation.
Q1 and Q2 along with R3 - R6 form a bandgap voltage reference used by the IC to hold the output in regulation. The currents flowing through Q1 and Q2 will be equal, and the feedback loop will adjust the regulated output to maintain this. Because of this, the regulated output is always maintained at a voltage level equal to the voltage at the FB node "multiplied up" by the ratio of the output resistive divider.
The current limit comparator feeds directly into the flip-flop, that drives the switch FET. If the FET current reaches the limit threshold, the FET is turned off and the cycle terminated until the next clock pulse. The current limit input terminates the pulse regardless of the status of the output of the PWM comparator.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Switching Frequency

The LM2733 device is provided with two switching frequencies: the " X " version is typically 1.6 MHz , while the " Y " version is typically 600 kHz . The best frequency for a specific application must be determined based on the tradeoffs involved. See Switching Frequency in the Detailed Design Procedure section.
www.ti.com.cn

### 7.4 Device Functional Modes

### 7.4.1 Shutdown Pin Operation

The device is turned off by pulling the shutdown pin low. If this function is not going to be used, tie the pin directly to $\mathrm{V}_{\mathbb{I N}}$. If the SHDN function is needed, a pullup resistor must be used to $\mathrm{V}_{\mathbb{I N}}$ (approximately 50 k to 100 $\mathrm{k} \Omega$ recommended). The SHDN pin must not be left unterminated.

## 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LM2733 device is a high frequency switching boost regulator that offers small size and high power conversion efficiency. The " X " version of the part operates at 1.6 MHz switching frequency and the " Y " version at 600 kHz .
The LM2733 device targets applications with high output voltages and uses a high voltage FET allowing switch currents up to 1 A . The LM2731 device is similar to the LM2733 device but has a lower voltage FET allowing switch currents up to 1.8 A .

### 8.2 Typical Application



Figure 24. Basic Application Circuit

### 8.2.1 Design Requirements

Table 1. Circuit Configurations

| COMPONENT | LM2733-X | LM2733-X | LM2733-Y |
| :---: | :---: | :---: | :---: |
|  | LOW VOLTAGE 5-12 V 330 mA <br> typical | HIGH VOLTAGE 20 V 170 mA <br> typical | HIGH VOLTAGE 30 V 110 mA <br> typical |
|  | 117 K | 205 K | 309 K |
| R2 | 13.3 K | 13.3 K | 13.3 K |
| Cf | 220 pF | 120 pF | 82 pF |
| D1 | MBR0520 | $M B R 0530$ | $M B R 0540$ |

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Selecting the External Capacitors

The best capacitors for use with the LM2733 device are multi-layer ceramic capacitors. They have the lowest ESR (equivalent series resistance) and highest resonance frequency which makes them optimum for use with high frequency switching converters.
When selecting a ceramic capacitor, use only X5R and X7R dielectric types. Other types such as Z5U and Y5F have such severe loss of capacitance due to effects of temperature variation and applied voltage, they may provide as little as $20 \%$ of rated capacitance in many typical applications. Always consult capacitor manufacturer's data curves before selecting a capacitor. High-quality ceramic capacitors can be obtained from Taiyo-Yuden, AVX, and Murata.

### 8.2.2.2 Selecting the Output Capacitor

A single ceramic capacitor of value $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ provides sufficient output capacitance for most applications. For output voltages below 10 V , a $10-\mu \mathrm{F}$ capacitance is required. If larger amounts of capacitance are desired for improved line support and transient response, tantalum capacitors can be used in parallel with the ceramics. Aluminum electrolytics with ultra-low ESR such as Sanyo Oscon can be used, but are usually prohibitively expensive. Typical AI electrolytic capacitors are not suitable for switching frequencies above 500 kHz due to significant ringing and temperature rise due to self-heating from ripple current. An output capacitor with excessive ESR can also reduce phase margin and cause instability.

### 8.2.2.3 Selecting the Input Capacitor

An input capacitor is required to serve as an energy reservoir for the current which must flow into the coil each time the switch turns ON. This capacitor must have extremely low ESR, so ceramic is the best choice. TI recommends a nominal value of $2.2 \mu \mathrm{~F}$, but larger values can be used. Because this capacitor reduces the amount of voltage ripple detected at the input pin, it also reduces the amount of EMI passed back along that line to other circuitry.

### 8.2.2.4 Feedforward Compensation

Although internally compensated, the feedforward capacitor Cf is required for stability (see Figure 24). Adding this capacitor puts a zero in the loop response of the converter. Without it, the regulator loop can oscillate. The recommended frequency for the zero fz is approximately 8 kHz . Cf can be calculated using the formula:

$$
\begin{equation*}
\mathrm{Cf}=1 /(2 \times \pi \times R 1 \times f z) \tag{1}
\end{equation*}
$$

### 8.2.2.5 Selecting Diodes

The external diode used in the typical application should be a Schottky diode. If the switch voltage is less than 15 V , a $20-\mathrm{V}$ diode such as the MBR0520 is recommended. If the switch voltage is between 15 V and 25 V , TI recommends a $30-\mathrm{V}$ diode such as the MBR0530. If the switch voltage exceeds 25 V , a $40-\mathrm{V}$ diode such as the MBR0540 should be used.
The MBR05XX series of diodes are designed to handle a maximum average current of 0.5 A . For applications exceeding 0.5 A average but less than 1 A , a Microsemi UPS5817 can be used.

### 8.2.2.6 Setting the Output Voltage

The output voltage is set using the external resistors R1 and R2 (see Figure 24). A value of approximately 13.3 $\mathrm{k} \Omega$ is recommended for R 2 to establish a divider current of approximately $92 \mu \mathrm{~A}$. R1 is calculated using the formula:

$$
\begin{equation*}
\mathrm{R} 1=\mathrm{R} 2 \times\left(\mathrm{V}_{\text {Out }} / 1.23-1\right) \tag{2}
\end{equation*}
$$

### 8.2.2.7 Switching Frequency

The device options provide for two fixed frequency operating conditions 1.6 MHz , and 600 kHz . Chose the operating frequency required noting the following trade-offs:
Higher switching frequency means the inductors and capacitors can be made smaller and cheaper for a given output voltage and current. The down side is that efficiency is slightly lower because the fixed switching losses occur more frequently and become a larger percentage of total power loss. EMI is typically worse at higher switching frequencies because more EMI energy will be seen in the higher frequency spectrum where most circuits are more sensitive to such interference.

### 8.2.2.8 Duty Cycle

The maximum duty cycle of the switching regulator determines the maximum boost ratio of output-to-input voltage that the converter can attain in continuous mode of operation. The duty cycle for a given boost application is defined as:

$$
\begin{equation*}
\text { Duty cycle }=\frac{V_{\text {OUT }}+V_{\text {DIIOEE }}-V_{\text {IN }}}{V_{\text {OUT }}+V_{\text {DIIOE }}-V_{\text {SW }}} \tag{3}
\end{equation*}
$$

This applies for continuous mode operation.

The equation shown for calculating duty cycle incorporates terms for the FET switch voltage and diode forward voltage. The actual duty cycle measured in operation will also be affected slightly by other power losses in the circuit such as wire losses in the inductor, switching losses, and capacitor ripple current losses from self-heating. Therefore, the actual (effective) duty cycle measured may be slightly higher than calculated to compensate for these power losses. A good approximation for effective duty cycle is :

$$
\begin{equation*}
\text { DC (eff) }=\left(1-\text { Efficiency } \times\left(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}\right)\right) \tag{4}
\end{equation*}
$$

Where the efficiency can be approximated from the curves provided.

### 8.2.2.9 Inductance Value

The first question we are usually asked is: "How small can I make the inductor?" (because they are the largest sized component and usually the most costly). The answer is not simple and involves tradeoffs in performance. Larger inductors mean less inductor ripple current, which typically means less output voltage ripple (for a given size of output capacitor). Larger inductors also mean more load power can be delivered because the energy stored during each switching cycle is:

$$
\begin{equation*}
\mathrm{E}=\mathrm{L} / 2 \mathrm{X}(\mathrm{lp})^{2} \tag{5}
\end{equation*}
$$

Where " p " is the peak inductor current. An important point to observe is that the LM2733 device will limit its switch current based on peak current. This means that since Ip (maximum) is fixed, increasing $L$ will increase the maximum amount of power available to the load. Conversely, using too little inductance may limit the amount of load current which can be drawn from the output.

Best performance is usually obtained when the converter is operated in "continuous" mode at the load current range of interest, typically giving better load regulation and less output ripple. Continuous operation is defined as not allowing the inductor current to drop to zero during the cycle. It should be noted that all boost converters shift over to discontinuous operation as the output load is reduced far enough, but a larger inductor stays "continuous" over a wider load current range.
To better understand these tradeoffs, a typical application circuit ( 5 V to 12 V boost with a $10 \mu \mathrm{H}$ inductor) will be analyzed. We will assume:
$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{~V}_{\text {DIODE }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0.5 \mathrm{~V}$
Since the frequency is 1.6 MHz (nominal), the period is approximately $0.625 \mu \mathrm{~s}$. The duty cycle will be $62.5 \%$, which means the ON time of the switch is $0.390 \mu \mathrm{~s}$. It should be noted that when the switch is ON , the voltage across the inductor is approximately 4.5 V .

Using the equation:

$$
\begin{equation*}
\mathrm{V}=\mathrm{L}(\mathrm{di} / \mathrm{dt}) \tag{6}
\end{equation*}
$$

We can then calculate the di/dt rate of the inductor which is found to be $0.45 \mathrm{~A} / \mu \mathrm{s}$ during the ON time. Using these facts, we can then show what the inductor current will look like during operation:


Figure 25. $10-\mu \mathrm{H}$ Inductor Current, 5-V - 12-V Boost (LM2733X)

During the $0.390 \mu \mathrm{~s}$ ON time, the inductor current ramps up 0.176 A and ramps down an equal amount during the OFF time. This is defined as the inductor "ripple current". It can also be seen that if the load current drops to about 33 mA , the inductor current will begin touching the zero axis which means it will be in discontinuous mode. A similar analysis can be performed on any boost converter, to make sure the ripple current is reasonable and continuous operation will be maintained at the typical load current values.

### 8.2.2.10 Maximum Switch Current

The maximum FET swtch current available before the current limiter cuts in is dependent on duty cycle of the application. This is illustrated in the graphs below which show both the typical and specified values of switch current for both the " X " and " $Y$ " versions as a function of effective (actual) duty cycle:


Figure 26. Switch Current Limit vs Duty Cycle - "X"
Figure 27. Switch Current Limit vs Duty Cycle - "Y"

### 8.2.2.11 Calculating Load Current

As shown in the figure which depicts inductor current, the load current is related to the average inductor current by the relation:

$$
\begin{equation*}
\mathrm{I}_{\text {LOAD }}=\mathrm{I}_{\text {IND }}(\mathrm{AVG}) \times(1-\mathrm{DC}) \tag{7}
\end{equation*}
$$

Where "DC" is the duty cycle of the application. The switch current can be found by:

$$
\begin{equation*}
I_{\mathrm{SW}}=I_{\text {IND }}(\mathrm{AVG})+1 / 2\left(I_{\mathrm{RIPPLE}}\right) \tag{8}
\end{equation*}
$$

Inductor ripple current is dependent on inductance, duty cycle, input voltage and frequency:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RIPPLE}}=\mathrm{DC} \times\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{SW}}\right) /(\mathrm{f} \times \mathrm{L}) \tag{9}
\end{equation*}
$$

combining all terms, we can develop an expression which allows the maximum available load current to be calculated:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LOAD}}(\max )=(1-\mathrm{DC}) \times\left(\mathrm{I}_{\mathrm{SW}}(\max )-\frac{\left.\mathrm{DC}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{SW}}\right)\right)}{2 \mathrm{fL}}\right. \tag{10}
\end{equation*}
$$

The equation shown to calculate maximum load current takes into account the losses in the inductor or turn-OFF switching losses of the FET and diode. For actual load current in typical applications, we took bench data for various input and output voltages for both the " X " and " Y " versions of the LM2733 device and displayed the maximum load current available for a typical device in graph form:


Figure 28. Max. Load Current vs $\mathrm{V}_{\mathrm{IN}}$ - "X"


Figure 29. Max. Load Current vs $\mathrm{V}_{\mathrm{IN}}$ - " Y "

### 8.2.2.12 Design Parameters $V_{S W}$ and $I_{S W}$

The value of the FET "ON" voltage (referred to as $\mathrm{V}_{\text {SW }}$ in the equations) is dependent on load current. A good approximation can be obtained by multiplying the "ON Resistance" of the FET times the average inductor current.

FET on resistance increases at $\mathrm{V}_{\mathbb{I N}}$ values below 5 V , since the internal N -FET has less gate voltage in this input voltage range (see Typical Characteristics). Above $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, the FET gate voltage is internally clamped to 5 V .
The maximum peak switch current the device can deliver is dependent on duty cycle. The minimum value is specified to be $>1 \mathrm{~A}$ at duty cycle below $50 \%$. For higher duty cycles, see Typical Characteristics.

### 8.2.2.13 Thermal Considerations

At higher duty cycles, the increased ON time of the FET means the maximum output current will be determined by power dissipation within the LM2733 FET switch. The switch power dissipation from ON-state conduction is calculated by:
$P_{(S W)}=D C \times I_{\text {IND }}(A V E)^{2} \times R_{D S} O N$
There will be some switching losses as well, so some derating needs to be applied when calculating IC power dissipation.

### 8.2.2.14 Minimum Inductance

In some applications where the maximum load current is relatively small, it may be advantageous to use the smallest possible inductance value for cost and size savings. The converter will operate in discontinuous mode in such a case.
The minimum inductance should be selected such that the inductor (switch) current peak on each cycle does not reach the 1-A current limit maximum. To understand how to do this, an example will be presented.
In the example, the LM2733X will be used (nominal switching frequency 1.6 MHz , minimum switching frequency 1.15 MHz . This means the maximum cycle period is the reciprocal of the minimum frequency:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{ON}(\text { max })}=1 / 1.15 \mathrm{M}=0.870 \mu \mathrm{~s} \tag{12}
\end{equation*}
$$

We will assume the input voltage is $5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {DIODE }}=0.3 \mathrm{~V}$. The duty cycle is:
Duty Cycle $=60.3 \%$
Therefore, the maximum switch ON time is $0.524 \mu \mathrm{~s}$. An inductor should be selected with enough inductance to prevent the switch current from reaching 1 A in the $0.524 \mu \mathrm{~s}$ ON time interval (see below):


Figure 30. Discontinuous Design, 5V-12V Boost (LM2733X)
The voltage across the inductor during ON time is 4.8 V . Minimum inductance value is found by:

$$
\begin{equation*}
\mathrm{V}=\mathrm{L} \mathrm{X} \mathrm{dl} / \mathrm{dt}, \mathrm{~L}=\mathrm{V} \mathrm{X}(\mathrm{dt} / \mathrm{dl})=4.8(0.524 \mu / 1)=2.5 \mu \mathrm{H} \tag{13}
\end{equation*}
$$

In this case, a $2.7 \mu \mathrm{H}$ inductor could be used assuming it provided at least that much inductance up to the 1 A current value. This same analysis can be used to find the minimum inductance for any boost application. Using the slower switching " $Y$ " version requires a higher amount of minimum inductance because of the longer switching period.

### 8.2.2.15 Inductor Suppliers

Some of the recommended suppliers of inductors for this product include, but not limited to are Sumida, Coilcraft, Panasonic, TDK and Murata. When selecting an inductor, make certain that the continuous current rating is high enough to avoid saturation at peak currents. A suitable core type must be used to minimize core (switching) losses, and wire power losses must be considered when selecting the current rating.

### 8.2.3 Application Curves



Figure 31. Efficiency vs. Load Current (5-12V, X-version)


Figure 32. Efficiency vs. Load Current (5-20V X-version)


Figure 33. Efficiency vs. Load Current (5-30V Y-version)

## 9 Power Supply Recommendations

The device input voltage range is 2.7 V to 14 V .
The voltage on the shutdown pin should not exceed the voltage on the VIN pin. For applications that do not require a shutdown function the shutdown pin may be connected to the VIN pin. In this case a $47-\mathrm{K} \Omega$ resistor is recommended to be connected between these pins.

## 10 Layout

### 10.1 Layout Guidelines

High frequency switching regulators require very careful layout of components in order to get stable operation and low noise. All components must be as close as possible to the LM2733 device. It is recommended that a 4layer PCB be used so that internal ground planes are available.
Some additional guidelines to be observed:

1. Keep the path between L1, D1, and C2 extremely short. Parasitic trace inductance in series with D1 and C2 will increase noise and ringing.
2. The feedback components R1, R2 and CF must be kept close to the FB pin of U1 to prevent noise injection on the FB pin trace.
3. If internal ground planes are available (recommended) use vias to connect directly to ground at pin 2 of U 1 , as well as the negative sides of capacitors C1 and C2.

### 10.2 Layout Example



Figure 34. Recommended PCB Component Layout

## 11 器件和文档支持

## 11.1 商标

All trademarks are the property of their respective owners．

## 11.2 静电放电警告

A 这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损

## 11．3 Glossary

SLYZ022－TI Glossary．
This glossary lists and explains terms，acronyms，and definitions．
12 机械，封装和可订购信息
以下页面包含机械，封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2733XMF | LIFEBUY | SOT-23 | DBV | 5 | 1000 | Non-RoHS \& Green | Call TI | Level-1-260C-UNLIM | -40 to 125 | S52A |  |
| LM2733XMF/NOPB | ACTIVE | SOT-23 | DBV | 5 | 1000 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | S52A | Samples |
| LM2733XMFX/NOPB | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | S52A | Samples |
| LM2733YMF | LIFEBUY | SOT-23 | DBV | 5 | 1000 | Non-RoHS \& Green | Call TI | Level-1-260C-UNLIM | -40 to 125 | S52B |  |
| LM2733YMF/NOPB | ACTIVE | SOT-23 | DBV | 5 | 1000 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | S52B | Samples |
| LM2733YMFX/NOPB | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | S52B | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2733XMF | SOT-23 | DBV | 5 | 1000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LM2733XMF/NOPB | SOT-23 | DBV | 5 | 1000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LM2733XMFX/NOPB | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LM2733YMF | SOT-23 | DBV | 5 | 1000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LM2733YMF/NOPB | SOT-23 | DBV | 5 | 1000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LM2733YMFX/NOPB | SOT-23 | DBV | 5 | 3000 | 178.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2733XMF | SOT-23 | DBV | 5 | 1000 | 210.0 | 185.0 | 35.0 |
| LM2733XMF/NOPB | SOT-23 | DBV | 5 | 1000 | 210.0 | 185.0 | 35.0 |
| LM2733XMFX/NOPB | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| LM2733YMF | SOT-23 | DBV | 5 | 1000 | 210.0 | 185.0 | 35.0 |
| LM2733YMF/NOPB | SOT-23 | DBV | 5 | 1000 | 210.0 | 185.0 | 35.0 |
| LM2733YMFX/NOPB | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |



ALTERNATIVE PACKAGE SINGULATION VIEW

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.


SOLDER MASK DETAILS

NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。 TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。
邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2024, 德州仪器 (TI) 公司


[^0]:    (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

