







LDC5072-Q1 SNOSD47C - DECEMBER 2018 - REVISED JULY 2023

LDC5072-Q1 Inductive Position Sensor Front-End With Sin/Cos Interface

1 Features

- AEC-Q100 qualified with the following results:
 - Device temperature grade 0: –40°C to +160°C ambient operating temperature
- Integrated analog front-end IC for contact-less, inductive position sensors for absolute rotary position from 0° to 360°
- Removes the need for magnets, lowering system cost
- Supports operation in harsh environments; immune to stray magnetic fields, dirt, and contamination
- High resolution and accuracy of ≤ 1 degree at rotational speeds up to 480,000 RPM
- Differential signal paths with sine and cosine outputs supporting a wide dynamic input range
- 5-V and 3.3-V input supply operating modes
- Integrated LC oscillator in the 2.4-MHz to 5-MHz band to excite the inductive sensor coil
- Differential output drivers with high-voltage protection and large capacitive load capability
- Automatic and manual gain control to maximize dynamic range of output drivers
- **Functional Safety-Compliant**
 - Developed for functional safety applications
 - Documentation available to aid ISO 26262 system design
 - Systematic capability up to ASIL C(D)
 - Hardware capability up to ASIL C
- Extensive IC, sensor input, output, and supply pin diagnostics
- Reverse voltage and overvoltage protection on input supply and output pins from -15 V to 30 V
- Supports redundant mode for functional safety

2 Applications

- Rotary Position Sensors for:
 - EV/HEV traction motor inverters
 - Electric power steering
 - Brake boost motors
 - Integrated starter generators
- Small angular or arc-motion sensors for:
 - Pedal position
 - Valves and actuators
 - Robots


3 Description

The LDC5072-Q1 IC is an analog front-end for contact-less, inductive position sensors targeted for absolute rotary position in automotive and industrial applications. The LDC5072-Q1 excites a coil that is typically printed on a printed circuit board (PCB). The excitation is coupled back into two sets of receiver coils on the same PCB using a conductive target that is placed in close proximity of the PCB. The conductive target can also be a pattern printed on another PCB. The coil PCB stays stationary and the target moves with the motor, actuator, or valve. The excitation coil generates a secondary voltage on the receiver coils depending on the position of the target relative to the receiver coils. A signal representation of the position is obtained by reading in the voltages from the receiver coils, processing it, and giving analog outputs representing the Sine and Cosine components of the position of the target.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | |
|-------------|------------|-------------------|--|
| LDC5072-Q1 | TSSOP (16) | 5.00 mm × 4.40 mm | |

For all available packages, see the orderable addendum at the end of the data sheet.



LDC5072-Q1 Typical Application Diagram



Table of Contents

| 1 Features | | 8.4 Device Functional Modes | |
|---|--|--|---|
| 2 Applications | | 9 Application and Implementation | |
| 3 Description | | 9.1 Application Information | |
| 4 Revision History | | 9.2 Typical Applications | |
| 5 Description (cont.) | | 10 Power Supply Recommendations 10.1 Mode 1: VCC = 5 V, VREG = 3.3 V | |
| 7 Specifications | | 10.2 Mode 2: VCC = VREG = 3.3 V | |
| 7.1 Absolute Maximum Ratings | | 10.2 Mode 2. VCC - VREG - 3.3 V | |
| 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | |
| 7.3 Recommended Operating Conditions | | 11.2 Layout Example | |
| 7.4 Thermal Information | | 12 Device and Documentation Support | |
| 7.5 Electrical Characteristics | | 12.1 Receiving Notification of Documentation Update | |
| 7.6 Diagnostics | | 12.2 Support Resources | |
| 7.7 Switching Characteristics | | 12.3 Trademarks | |
| 7.8 Typical Characteristics | | 12.4 Electrostatic Discharge Caution | |
| 8 Detailed Description | | 12.5 Glossary | |
| 8.1 Overview | | 13 Mechanical, Packaging, and Orderable | |
| 8.2 Functional Block Diagram | | Information | 35 |
| 8.3 Feature Description | | | 00 |
| Changes from Revision B (August 2021) to F Changed data sheet status visibility to public | | C (July 2023) | Page 1 |
| Changes from Revision A (September 2020) | | | Page |
| | | d cross-references throughout the document | |
| | | nd Figures 9-1, 9-3, 9-4, and 9-5 were updated | |
| | | | |
| | | negative limits | |
| The tPRWR_ON_DT in the "Switching Chara "" | acteristics | | 10 |
| | | | 10 will 12 |
| The AGC rate change is imprecisely specifie to "one code approximately every 840mS". A | ed in <i>Aut</i> o Added eig | omatic Gain Control: "1 code each second" was upda ght codes every 3.2uS during start-up in the fast AGO | 10 will 12 ated C |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region Updated application diagram in 5-V Supply II | ed in <i>Auto</i> Added eig <i>Mode</i> and | omatic Gain Control: "1 code each second" was upday that codes every 3.2uS during start-up in the fast AGO d updated Table 9-1 to include connection instruction | 10 will 12 ated C 18 us for |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region Updated application diagram in 5-V Supply I the AGC_EN pin | ed in <i>Auto</i> Added eig <i>Mode</i> and | omatic Gain Control: "1 code each second" was upday the codes every 3.2uS during start-up in the fast AGO d updated Table 9-1 to include connection instruction | 10 will 12 ated C 18 as for 26 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | ed in <i>Auto</i> Added eig <i>Mode</i> and | pmatic Gain Control: "1 code each second" was upday the codes every 3.2uS during start-up in the fast AGG d updated Table 9-1 to include connection instruction was updated to 1.5KΩ. | 10 will 12 ated C 18 as for 26 27 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | ed in <i>Auto</i> Added eig <i>Mode</i> and | omatic Gain Control: "1 code each second" was upday the codes every 3.2uS during start-up in the fast AGO d updated Table 9-1 to include connection instruction | 10 will 12 ated C 18 as for 26 27 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | ed in <i>Auto</i> Added eig Mode and | pmatic Gain Control: "1 code each second" was updated to 1.5KΩ. Doubt second was updated Table 9-1 to include connection instruction was updated to 1.5KΩ. | 10 will12 ated C18 as for262729 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | Added eig Mode and GC Mode | omatic Gain Control: "1 code each second" was upday the codes every 3.2uS during start-up in the fast AGO d updated Table 9-1 to include connection instruction was updated to 1.5KΩ. D20 (from Revision * (December 2018) to | 10 will12 ated C18 is for262729 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | Mode and GC Mode of the control of t | pmatic Gain Control: "1 code each second" was updath codes every 3.2uS during start-up in the fast AGC updated Table 9-1 to include connection instruction was updated to 1.5KΩ. D20 (from Revision * (December 2018) to | 10 will 12 ated C 18 as for 26 27 29 |
| The AGC rate change is imprecisely specific to "one code approximately every 840mS". A region | Mode and GC Mode of the control of t | pmatic Gain Control: "1 code each second" was updath codes every 3.2uS during start-up in the fast AGG updated Table 9-1 to include connection instruction was updated to 1.5KΩ. D20 (from Revision * (December 2018) to | 10 will12 ated C18 as for262729 |
| The AGC rate change is imprecisely specifie to "one code approximately every 840mS". A region | Mode and GC Mode and per 30, 20 mperature | pmatic Gain Control: "1 code each second" was updated to 1.5KΩ. Description (December 2018) to to 160°C. Description (December 2018) to the to 160°C. | 10 will12 ated C18 as for262729 |
| The AGC rate change is imprecisely specifie to "one code approximately every 840mS". A region | Mode and GC Mode a | pmatic Gain Control: "1 code each second" was updath codes every 3.2uS during start-up in the fast AGG updated Table 9-1 to include connection instruction was updated to 1.5KΩ. D20 (from Revision * (December 2018) to | 10 will12 ated C18 as for262729 |

Changed INL to Err_{INL} and updated definition and values in Signal Path section of *Electrical*

www.ti.com

| • | Changed maximum value of t _{PROP_DIFF} in Signal Path section of <i>Electrical Characteristics</i> | 7 |
|---|---|----------------|
| • | Added V _{OUT SE} in Signal Path section of <i>Electrical Characteristics</i> | <mark>7</mark> |
| • | Changed maximum value of V _{OUT_DIFF_TC} over temperature and changed maximum T _A to 160°C in Signal | al |
| | Path section of Electrical Characteristics | |
| • | Added G _{MIS SIG PATH} parameter in Signal Path section of <i>Electrical Characteristics</i> | <mark>7</mark> |
| • | Added V _{in off} parameter in Signal Path section of <i>Electrical Characteristics</i> | <mark>7</mark> |
| • | Added n _{SIG PATH SE} parameter in Signal Path section of <i>Electrical Characteristics</i> | |
| • | Added n _{SIG_PATH_DIFF} parameter in Signal Path section of <i>Electrical Characteristics</i> | 7 |
| | Split V _{AMP LC} between 25°C and over temperature and specified values wnen VREG is below regulation | |
| | voltage in Excitation section of <i>Electrical Characteristics</i> | 7 |
| | Split V _{DC LC} between 25°C and over temperature and specified values wnen VREG is below regulation | |
| | voltage in Excitation section of <i>Electrical Characteristics</i> | 7 |
| | Changed limits and test conditions for I _{LIM} LC in Excitation section of <i>Electrical Characteristics</i> | |
| | Added Internal Pull Up resistor parameter R _{PU LCx} in Excitation section of <i>Electrical Characteristics</i> | |
| | Added Internal Pull down resistor parameter R _{PD LCx} in Excitation section of <i>Electrical Characteristics</i> | |
| | Expanded limits for input differential input signal amplitude V _{DIFF REC} in Receiver section of | |
| | Electrical Characteristics | 7 |
| | Added Internal pull-up resistor parameter R _{PU INxN} in Receiver section of <i>Electrical Characteristics</i> | 7 |
| | Added Internal pull-down resistor parameter $R_{PD-INXP}$ in Receiver section of <i>Electrical Characteristics</i> | |
| | Split R _{ACG} EN AUTO parameter into R _{AGC} EN MIN and R _{AGC} EN MAX in AGC section of | |
| | Electrical Characteristics | 7 |
| | Added internal pull-up resistor R _{PU AGC EN} parameter in AGC section of <i>Electrical Characteristics</i> | 7 |
| • | Updated definition of AGC Target, AGC FH, AGC SH, AGC SL and AGC FL for clarity and | |
| • | split parameter across temperature and VCC in AGC section of <i>Electrical Characteristics</i> | 7 |
| | · · · | |
| | Changed V _{ILIM_OUT} to I _{ILIM_OUT} for clarity in Output Stage section of <i>Electrical Characteristics</i> | |
| • | Removed required conditions for VCC and GND connection to be valid and added min, and max values | |
| | R _{PD_OUT} and R _{PU_OUT} parameters in Output Stage section of <i>Electrical Characteristics</i> | / |
| • | Added I _{OUT_NOVCC} * and I _{OUT_NOGND} * parameters in Output Stage section of <i>Electrical Characteristics</i> | / |
| • | Removed required conditions for VCC and GND connection to be valid and added test conditions for | 7 |
| _ | V _{OUT_FLT_LOW} and V _{OUT_FLT_HIGH} parameters in Output Stage section of <i>Electrical Characteristics</i> | |
| • | Split V _{OUT_FLT_HIGH} and V _{OUT_FLT_LOW} parameters across temperature and VCC in Output Stage section | |
| | Electrical Characteristics | |
| • | Added I _{OUT_LK_PU} parameter in Output Stage section of <i>Electrical Characteristics</i> | |
| • | Added internal impedance parameters I _{PD_INx*_BIST} in <i>Diagnostics</i> | |
| • | Added pin BIST comparator thresholds V _{TH_FALL_INx*_BIST} in <i>Diagnostics</i> | |
| • | Added internal impedance parameter I _{PU_AGC_EN_BIST} on AGC_EN pin in <i>Diagnostics</i> | |
| • | Added value for VREG capacitor loss C _{LOSS_VREG} in <i>Diagnostics</i> | |
| • | Moved V _{POR_VREG_xth} to <i>Diagnostics</i> | 10 |
| • | Added LC Frequency fault detection parameter f _{FLTH_LC} in <i>Diagnostics</i> | |
| • | Added internal impedance on LCx pins parameters, $\bar{I}_{Px_LCx_BIST}$ in <i>Diagnostics</i> | 10 |
| • | Added t _{MIN_PH_IMB} in <i>Diagnostics</i> | 10 |
| • | Added AGC fault limits, VAL _{AGC_INP_OOR_x} in <i>Diagnostics</i> | 10 |
| • | Added input out-of-range pin and low-pass filter parameters, V _{OOR_H_INx_x} in <i>Diagnostics</i> | 10 |
| • | Added common mode fault parmeters for output pin, V _{CM_x_OUTx_PIN} in <i>Diagnostics</i> | 10 |
| • | Added V _{OUTx_SHRT_CMP_OFF} in <i>Diagnostics</i> | 10 |
| • | Added internal regulator under voltage parameter, V _{UV_DVDD} in <i>Diagnostics</i> | 10 |
| • | Added V _{TOGGLE_AGC_EN} in <i>Diagnostics</i> | 10 |
| • | Added thermal shutdown parameters T _{TSD_x} in <i>Diagnostics</i> | 10 |
| • | Combined VCC out of range fault degltich times in t _{VCC_FLT_DT} and updated value in <i>Switching</i> | |
| | Characteristics | |
| • | Added VREG over voltage deglitch time t _{VREG_OV_DT} in <i>Switching Characteristics</i> | 12 |
| • | Added LC amplitude fault deglitch times in Switching Characteristics | |
| • | Updated values for t _{AGC_EN_x_DT} parameters <i>Switching Characteristics</i> | |
| • | Added input pin and low pass filter fault deglitch times in Switching Characteristics | 12 |
| | Added and updated outpin fault deglitch times t _{OUT x DT} in <i>Switching Characteristics</i> | |

LDC5072-Q1 SNOSD47C - DECEMBER 2018 - REVISED JULY 2023



| • | Added AGC deglitch times t _{AGC x DT} in Switching Characteristics | 12 |
|---|---|----|
| | Renamed t _{FLT} SIGNAL to t _{FLT} RECOV in Switching Characteristics | |
| | Added power on degltich time t _{PWR ON DT} in <i>Switching Characteristics</i> | |
| | Added Figure 7-6 for OUTx leakage current | |
| | Updated text in Signal Processing Block for clarity | |
| | Updated Fixed Gain Control section based on new design | |
| • | Updated variable name in Equation 8 for clarity | 18 |
| • | Updated text in Automatic Gain Control to add information on time-step of the AGC block | 18 |
| • | Added details on output pin diagnostics and output ratiometricity to VCC in Output Stage | 19 |
| • | Added Undervoltage Diagnostics, Initialization Diagnostics, Normal State Diagnostics and Fault State | |
| | Diagnostics to list details on the diagnsostics available in LDC5072-Q1 | 20 |
| • | Added details for device functional modes. Added Figure 8-5 and described each of the states in LDC507. | 2- |
| | Q1 | 22 |
| • | Updated application diagram in 5-V Supply Mode and updated Table 9-1 with new optional component val for EMC robustness | |
| • | Updated application diagram in 3.3-V Supply Mode with new optional component values for | |
| | EMC robustness | 29 |
| • | Updated application diagram in Section 9.2.3 with new optional component values for EMC robustness | 31 |



5 Description (cont.)

The LDC5072-Q1 can be supplied either with a 3.3-V or 5-V input, and the analog Sine and Cosine outputs can be connected to an MCU to calculate the angle. The device provides ESD, EMC/EMI immunity, reverse battery protection, and reverse current protection on short to high voltage on output pins. The supply and output pins are all high-voltage compliant. The device provides immunity against motor noise and can filter out-of-band low- and high-frequency noise. The LDC5072-Q1 has extensive diagnostic features to detect sensor faults such as shorts and opens, along with internal diagnostics such as current limit, overvoltage, and undervoltage detection. The LDC5072-Q1 is designed according to ISO 26262 specifications that target functional safety applications.

6 Pin Configuration and Functions




Figure 6-1. PW Package 16-Pin TSSOP Top View

PIN TYPE(1) **DESCRIPTION** NO. NAME **LCIN** I/O LC oscillator input 2 **LCOUT** I/O LC oscillator output 3 TM0 I/O Test Mode Input **INOP** 1 Input channel 0 positive IN1P 5 1 Input channel 1 positive 6 INON Input channel 0 negative IN1N Τ Input channel 1 negative 8 AGC EN ı Automatic Gain Control Enable and Fixed Gain Setting 9 I/O TOUT Test Mode Output 10 OUT1N 0 Output channel 1 negative OUT1P 11 0 Output channel 1 positive 12 **OUTON** 0 Output channel 0 negative Output channel 0 positive 13 **OUTOP** 0 14 VREG I/O Regulated 3.3-V Supply output 15 GND G Ground 16 VCC Ρ Input Voltage Supply

Table 6-1. Pin Functions

⁽¹⁾ I = input, O = output, I/O = input and output, G = ground, P = power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|---|--------------------------------|------|-----|------|
| VCC | Input Supply voltage | -15 | 30 | |
| OUT0P, OUT0N, OUT1P, OUT1N | Output pin voltage | -15 | 30 | |
| VREG | Regulator output voltage | -0.3 | 5.5 | v |
| GND | Ground Pin voltage | -0.3 | 0.3 | v |
| LCOUT, LCIN | LC Oscillator pin voltage | -0.3 | 5.5 | |
| AGC_EN, TM0, TOUT, IN0P, IN0N, IN1P, IN1N | All other pin voltage | -0.3 | 5.5 | |
| T _A | Operating free air temperature | -40 | 160 | |
| TJ | Operating junction temperature | -40 | 170 | °C |
| T _{stg} | Storage temperature range | -65 | 150 | |

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | | VALUE | UNIT |
|-----------------------------------|-------------------------|--|--|-------|------|
| V _(ESD) Electrostation | | Human-body model (HBM), per AEC Q100-002 | All pins | ±2000 | |
| | Electrostatic discharge | HBM ESD Classification Level 2 | OUT0x, OUT1x, IN0x, IN1x, LCIN, LCOUT, VCC to GND only | ±4000 | v |
| | | Charged-device model (CDM), per AEC | All pins | ±500 | |
| | | Q100-011 CDM ESD Classification Level C4B | Corner pins (1, 8, 9, 16) | ±750 | |

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|--------------------|---|------|-----|-----|------|
| V _{CC_50} | V _{CC} input voltage (5V input mode) | 4.5 | 5 | 5.6 | V |
| V _{CC_33} | V _{CC} and V _{REG} input voltage (3.3V input mode) | 3.15 | 3.3 | 3.6 | v |
| IQ | During startup and in operation (excluding LC oscillator load and OUTxx load) | | | 22 | mA |

7.4 Thermal Information

| | | LDC5072-Q1 | |
|-----------------------|--|------------|------|
| | THERMAL METRIC ⁽¹⁾ | | UNIT |
| | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 93.2 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 24.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 39.7 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.9 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 39.1 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

over recommended V_{cc} range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|--|-----|-------|--------|
| Input Supply | | | | | | |
| VCC _{Ramp} | Allowed VCC ramp up rate | | 0.17 | | 100e6 | V/s |
| C _{EXT VCC} | External VCC decoupling capacitor range | | 80 | 100 | | nF |
| Internal LDO Regula | tor VREG | | | | I | |
| V _{VREG} | Internal LDO output voltage | | 3.15 | 3.3 | 3.6 | |
| V _{POR_VREG_UTH} | VREG power-on upper threshold | | | | 3.15 | V |
| V _{POR VREG LTH} | VREG power-on lower thershold | | 2.91 | | | |
| ILOAD_REG_EXT | Maximum external load on VREG (used for setting voltage on AGC_EN pin externally) (Information Only) | | | | 1 | mA |
| I _{LIM_VREG} | VREG current limit | | 40 | | 90 | |
| C _{EXT_VREG} | External VREG decoupling capacitor | | 180 | | 2000 | nF |
| Signal Path | | | | | | |
| Err _{iNL} | Integral Non-Linearity error ⁽³⁾ of the signal path transfer function for each channel measured as: Maximum % deviation of output from a best fit line through measured outputs when input is swept from minium to maximum value. | For static inputs; VCC=5V; -3.5V ≤(V _{OUTxP} -V _{OUTxN}) ≤ 3.5V | | 1% | 2.5 | % |
| t | Propagation Delay through receive stage at room temperature. | Measured as zero crossing of diffrential input (INx) to zero crossing of differential | 3.3 | | 4.6 | μs |
| ^t PROP_CH | Propagation Delay through receive stage across temperature (-40°C to 160°C). | output (OUTx) C _{OUT} on each pin = 10nF | 3 | | 5 | μ5 |
| t _{PROP_DIFF} | Propagation Delay difference between two channels across temperature | Measured as delay between the zero crossings of the diffrential outputs. | | | 500 | ns |
| V _{OUT_SE} | Difference between single ended outputs calculated at V _{OUT0P} -V _{OUT1P} | Measured for static inputs only for VCC=5V; -1.75V ≤ $(V_{OUT0P}-V_{OUT1P}) \le 1.75V$ | | 50 | 65 | mV |
| V _{OUT_DIFF} | Difference between differential output calculated as (V _{OUT0P} -V _{OUT0N}) - (V _{OUT1P} -V _{OUT1N}) at room temperature | Measured for static inputs | | | 100 | |
| V _{OUT_DIFF_TC} | Deviation of V _{OUT_DIFF} at -40°C from room temperature | only for VCC=5V; -3.5V ≤ (V _{OUTxP} -V _{OUTxN}) ≤ 3.5V | | | 20 | mV |
| *OUT_DIFF_TC | Deviation of V _{OUT_DIFF} at 160°C from room temperature | | outs 5V ≤ 75V outs V ≤ 5V | | 38 | |
| 0 | Gain mismatch between Channel 1 and Channel 2 signal | Fixed Gain Mode; $VCC=3.3V\ 4.55\%VREG < V_{AGC_EN} < 95.45\%VREG \\ -40^{\circ}C \leq T_{A} \leq 160^{\circ}C$ | -0.4 | | 0.4 | % |
| Gmis_sig_path | path calculated as (Gain _{out1} -Gain _{out0})/ ((Gain _{out1} +Gain _{out0})*0.5) ⁽²⁾ | Fixed Gain Mode; VCC=5.0V; 4.55%VREG < $V_{AGC_EN} < 95.45\%VREG$ -40°C $\leq T_A \leq 160$ °C | -0.35 | | 0.55 | 70 |
| V | Input referred offset for IN0 channel ⁽²⁾ measured with input shorted and exciter coil connected | VCC=3.3V, 5.0V; Fixed Gain Mode; | | 150 | 170 | μV |
| The doctor with input shorted and exolicit | 100 | μV | | | | |
| n _{sig_path_} se | Input referred noise for the complete signal path for single ended output for each channel ⁽²⁾ | | | 25 | | nV/√Hz |
| n _{SIG_PATH_DIFF} | Input referred noise for the complete signal path for differential output for each channel ⁽²⁾ | | | 36 | | nV/√Hz |



over operating free-air temperature range (unless otherwise noted) over recommended V_{cc} range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|--|---|------|------|------|-------|
| | LC oscillator differential amplitude | 3.15V ≤ V _{VREG} ≤ 3.6; T _A =25°C | 70 | 75.8 | 81.5 | |
| | LC oscillator differential amplitude | 3.15V ≤ V _{VREG} ≤ 3.6; -40°C < T _A < 160°C | 64 | | 87 | |
| V_{AMP_LC} | LC oscillator differential amplitude when | V _{POR_VREG_LTH} ≤ V _{VREG} ≤ V _{POR_VREG_UTH} ; T _A =25°C | 69.5 | | 82.5 | %Vreg |
| | V _{VREG} is below regulation voltage | V _{POR_VREG_LTH} ≤ V _{VREG} ≤ V _{POR_VREG_UTH;} -40°C < T _A < 160°C | 63 | | 88 | |
| | DC operating point for LC oscillator | 3.15V ≤ V _{VREG} ≤ 3.6; T _A =25°C | 47 | 50 | 52.5 | |
| | | 3.15V ≤ V _{VREG} ≤ 3.6; -40°C < T _A < 160°C | 43.5 | | 56.5 | |
| V _{DC_LC} | | V _{POR_VREG_LTH} ≤ V _{VREG} ≤ V _{POR_VREG_UTH} ; T _A =25°C | 47.5 | | 53 | %VREG |
| | DC operating point for LC oscillator when V _{VREG} is below regulation voltage | V _{POR_VREG_LTH} ≤ V _{VREG} ≤ V _{POR_VREG_UTH;} -40°C < T _A < 160°C | 42.5 | | 57.5 | |
| I _{LIM_LC} (2) | RMS value of LC oscillator current limit | | 13 | | 30 | mA |
| f _{OSC_LC} (2) | LC oscillator resonant frequency | | 2.4 | | 5 | MHz |
| THD _{LC} ⁽²⁾ | Total harmonic distortion of oscillator output (V _{LCIN} -V _{LCOUT}) | | | | -30 | dB |
| R _{PU_LCx} | Internal pull up resistance to VREG on LCIN and LCOUT pins | | 220 | | 330 | ΚΩ |
| R _{PD_LCx} | Internal pull down resistance to GND on LCIN and LCOUT pins | | 220 | | 330 | ΚΩ |
| Rp | Allowed range for equivalent parallel resistance of LC oscillator coil | | 167 | | 5000 | Ω |
| L | Allowed range of inductance of excitation coil resonator | | | 5 | | μΗ |
| C _{LC1} , C _{LC2} | Allowed range for capacitors for excitation coil | | 100 | 370 | | pF |
| C _{MIS} | Allowed capacitor mismatch (between C_{LC1} and C_{LC2}) | | -10 | | 10 | % |
| Receiver | | | | | | |
| V _{DIFF_REC} | Allowed range for differential input signal amplitude | In fixed gain mode, voltage on AGC_EN pin adjusted to set gain to avoid clipping | 5 | | 400 | mVp-p |
| V _{COM_REC} | Common mode voltage forced on input signals | | 45 | 50 | 55 | %VREG |
| f _{LF_BPF_REC} | Bandpass filter lower cutoff frequency ⁽¹⁾ | | 430 | 600 | 760 | kHz |
| f _{UF_BPF_REC} | Bandpass filter upper cutoff frequency ⁽¹⁾ | | 12 | 20 | 26 | MHz |
| f _{LPF_REC} | Low pass filter (after demodulation) | | 65 | 100 | 125 | kHz |
| V _{N_DIFF_REC} | Amplitude of differential noise on input rejected by receive path for fundamental frequency between 10KHz to 20KHz | Differential input signal >20mVpp, VCC=5V, Sqaure wave noise signal ramp time = 8µs | | | 1 | Vara |
| V _{N_COM_REC} | Amplitude of common mode noise on input rejected by receive path for fundamental frequency between 10KHz to 20KHz | Differential input signal >20mVpp, VCC=5V, Sqaure wave noise signal ramp time = 8µs | | | 1 | Vpp |
| R _{PU_INxN} | Internal pull up resistor to VREG on each of the INxN pins | | 0.8 | 1 | 1.2 | MO |
| R _{PD_INxP} | Internal pull down resistor to GND on each of the INxP pins | | 0.8 | 1 | 1.2 | ΜΩ |
| L _{REC} | Typical Receiver coil inductance (Information only) | | | 0.2 | | μH |
| R _{REC} | Typical Receiver coil resistance (Information only) | | | 6 | | Ω |



over operating free-air temperature range (unless otherwise noted) over recommended V_{cc} range (unless otherwise noted)

| | ed V _{cc} range (unless otherwise noted) PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|---|---|------|------|-------|--------|
| Automatic Gain Cont | | | | | | |
| | Voltage on AGC_EN pin to set AGC in | | | | | |
| Vagc_en_auto | auto mode | | | | 2 | %VREG |
| V _{AGC_EN_MANUAL} | Voltage range on AGC_EN pin to | | 4.55 | | 95.45 | 70VILO |
| | manually set different AGC gains Minimum value of required external | | | | | |
| R _{AGC_EN_MIN} | resistor on AGC_EN to ground to enable AGC mode (Information Only) | | 1 | | | ΚΩ |
| R _{AGC_EN_MAX} | Maximum value of required external resistor on AGC_EN to ground to enable AGC mode (Information Only) | | | | 16.3 | ΚΩ |
| R _{PU_AGC_EN} | Internal pull up resistor to VREG on AGC_EN | | 0.8 | 1 | 1.2 | ΜΩ |
| | | V _{CC} = V _{CC_33} ; T _A =25°C | 54.5 | 59.5 | 64.5 | |
| 40 | | V _{CC} = V _{CC_33} ; -40°C≤T _A ≤160°C | 53.5 | | 65 | |
| AGC_Target ⁽⁴⁾ | Value of √(OUT0 ² + OUT1 ²) | V _{CC} = V _{CC 50} ; T _A =25°C | 55 | 60 | 65 | %VCC |
| | | V _{CC} = V _{CC_50} ; -40°C≤T _A ≤160°C | 54 | | 66 | |
| | | V _{CC} = V _{CC 33} ; T _A =25°C | 75.5 | 78.9 | 83 | |
| | | V _{CC} = V _{CC 33} ; | 75 | 70.0 | 83.5 | |
| AGC_FH | Automatic gain control - fast regulation region high threshold. | -40°C≤T _A ≤160°C | 77 | 00.4 | | %VCC |
| | region nigh uneshold. | $V_{CC} = V_{CC_{50}}; T_A = 25^{\circ}C$ $V_{CC} = V_{CC_{50}};$ | 77 | 80.1 | 84 | |
| | | -40°C≤T _A ≤160°C | | | | |
| | | V _{CC} = V _{CC_33} ; T _A =25°C | 66 | 68.8 | 73.5 | %VCC |
| | Automatic gain control - slow regulation | $V_{CC} = V_{CC_{33}};$ -40°C $\leq T_A \leq 160$ °C | 65.5 | | 74 | |
| AGC_SH | region high threshold. | V _{CC} = V _{CC_50} ; T _A =25°C | 67 | 70 | 74 | |
| | | V _{CC} = V _{CC_50} ; -40°C≤T _A ≤160°C | 66.5 | | 74.8 | |
| | | V _{CC} = V _{CC_33} ; T _A =25°C | 45 | 48.6 | 52 | |
| | Automatic gain control - slow regulation | V _{CC} = V _{CC_33} ; -40°C≤T _A ≤160°C | 44.5 | | 52.5 | %VCC |
| AGC_SL | region low threshold. | V _{CC} = V _{CC 50} ; T _A =25°C | 46.5 | 49.8 | 53 | |
| | | V _{CC} = V _{CC_50} ; -40°C≤T _A ≤160°C | 46 | | 53.5 | |
| | | V _{CC} = V _{CC_33} ; T _A =25°C | 34.5 | 38.3 | 42.5 | |
| | Automotic sain control foot regulation | V _{CC} = V _{CC_33} ; -40°C≤T _A ≤160°C | 34 | | 43 | |
| AGC_FL | Automatic gain control - fast regulation region low threshold. | V _{CC} = V _{CC 50} ; T _A =25°C | 36.7 | 39.9 | 42.7 | %VCC |
| | | V _{CC} = V _{CC_50} ; -40°C≤T _A ≤160°C | 36 | | 43.5 | |
| Output Stage | I | A | | | | |
| V _{OUT} | Output signal range | OUTxy pins single-ended measurement | 7 | | 93 | 0/1/00 |
| V _{REF_OUT} | Output reference voltage | | 48 | 50 | 52 | %VCC |
| VREF_OUT | Current limit source or sink on output pins | | 3 | | 20 | |
| I _{OUT} | Load current on output pins | | | | 1.5 | mA |
| R _{PD_OUT} | Allowed range for resistor on OUT pins to GND for output pins during a detected fault condition. Refer to V _{OUT_FLT_LOW} for error band | | 4 | | 20 | |
| R _{PU_OUT} | Allowed range for resistor on OUT pins to VCC for output pin during a detected fault condition. Refer to V _{OUT_FLT_HIGH} for error band | | 4 | | 20 | kΩ |



over recommended V_{cc} range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
|---------------------------------------|--|--|-----|---------|--------|
| C _{OUT} | Capacitors on OUT pins (Information Only) | R _{PD_OUT} = R _{PU_OUT} = 10kΩ, 8kHz rotation speed | 1 | 8 | nF |
| C _{OUT} | Capacitors on OUT pins (Information Only) | Maximum rotational speed limited | 8 | 200 | IIF |
| I _{SCB_OUT} | Short circuit current into OUT pins when shorted to voltage higher than VCC | V _{OUT} >8V; VCC=5V | | 5 | mA |
| | Leakage current in to each OUT pin when VCC is lost; Outputs used in differential | VCC pin open; R _{PU_OUT} =5K on each OUTx pin; VCC=3.3V | | 12 | |
| OUT_NOVCC_DIFF | mode. | VCC pin open; R _{PU_OUT} =5K on each OUTx pin; VCC=5.0V | | 25 | |
| | Leakage current in to each OUT pin when | VCC pin open; R _{PU_OUT} =5K on each OUTxP pins; VCC=3.3V | | 17 | μΑ |
| TOUT_NOVCC_SE | VCC is lost; Outputs used in single-ended mode. | VCC pin open; R _{PU_OUT} =5K on each OUTxP pins; VCC=5.0V | | 35 | |
| | Leakage current out of each OUT pin | GND pin open; R _{PD_OUT} = 5K on each OUTx pin; VCC=3.3V | | 30 | |
| IOUT_NOGND_DIFF | when GND is lost; Outputs used in differential mode. | GND open; R _{PD_OUT} = 5K on each OUTx pin; VCC=5.0V | | 50 | |
| | Leakage current out of each OUT pin | GND pin open; R _{PD_OUT} = 5K on each OUTxP pin; VCC=3.3V | | 35 | μΑ |
| OUT_NOGND_SE | when GND is lost; Outputs used in single- ended mode. | GND pin open; R _{PD_OUT} = 5K on each OUTxP pin; VCC=5.0V | | 60 | |
| V _{OUT_FLT_LOW} | Voltage on OUT pins in fault state with external pulldown resistors to ground on OUT pins | $4K\Omega \leq R_{PD~OUT} \leq 20K\Omega$ on each OUTx pin; $VCC=3.3V;5.0V; \\ -40^{\circ}C \leq TA \leq 160^{\circ}C$ | | 4 | %VCC |
| | Voltage on OUT pins in fault state with | $4K\Omega \le R_{PU_OUT} \le 5K\Omega$ on each OUTx pin; VCC=3.3V; $-40^{\circ}C \le T_A \le 160^{\circ}C$ | 96 | | 2/1/00 |
| Vout_flt_high | external pullup resistors to VCC on OUT pins | $4K\Omega \le R_{PU_OUT} \le 10K\Omega$ on each OUTx pin; VCC=5.0V; $-40^{\circ}C \le T_A \le 160^{\circ}C$ | 96 | | - %VCC |
| | Leakge current on OUT pins in fault state | $5K\Omega \le R_{PU_OUT} \le 20K\Omega$ on each OUTx pin; VCC=3.3V; -40°C $\le T_A \le 160$ °C | | 30 | |
| I _{OUT_LK_PU} ⁽²⁾ | with external pullup resistors to VCC on OUT pins when V _{OUTx} > V _{OUT_FLT_HIGH} | 10 KΩ ≤ R _{PU OUT} ≤ 20 KΩ on each 0 UTx pin; VCC= 5.0 V; -40 °C ≤ T_A ≤ 160 °C | | 20 | μΑ |

- (1) Guaranteed by design
- (2) Not tested in production
- This INL error is not same as INL error in calculated angle in the external MCU
- (3) (4) (AGC_SH-AGC_TARGET) and (AGC_TARGET-AGC_SL) ≥ 3% across temperature and allowed VCC range

7.6 Diagnostics

over operating free-air temperature range (unless otherwise noted)

| ever operating need in temperature range (unices energines) | | | | | | | | | | | |
|---|---|-----------------|-----|-----|-----|------|--|--|--|--|--|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | | | |
| I _{PD_INXN_BIST} | Pull down current to GND during startup on INxN pins for sensor BIST | | 150 | 200 | 270 | | | | | | |
| I _{PU_INxP_BIST} | Pull up current from VREG during startup on INxP pins for sensor BIST | | 150 | 200 | 270 | μА | | | | | |

Submit Document Feedback



| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|--|------------------|------|------|------|----------|
| V _{TH_FALL_INXP_BIST} | Falling threshold of window comparator for sensor BIST on INxP pins | | 22.7 | 25 | 30 | %VREG |
| V _{TH_FALL_INxN_BIST} | Falling threshold of window comparator for sensor BIST on INxN pins | | 70 | 75 | 77.3 | 70 VILEO |
| Pu_agc_en_bist | Pull up current from VREG during startup BIST on AGC_EN pin to check short to ground | | 200 | 250 | 350 | μА |
| V _{UVUTH_VCC} | VCC under voltage upper threshold ⁽¹⁾ | | | | 4.5 | |
| V _{UVLTH_VCC} | VCC under voltage lower threshold ⁽¹⁾ | | 3.6 | | | V |
| V _{OVUTH_VCC} | VCC over voltage upper threshold | | | | 6.5 | V |
| V _{OVLTH_VCC} | VCC over voltage lower threshold | | 5.6 | | | |
| C _{LOSS_VREG} | VREG external capacitor loss check. Capacitor values below this will trigger a fault. | 5V VCC mode only | 1 | | | nF |
| V _{OVUTH_VREG} (3) | VREG overvoltage upper threshold | | | | 4.2 | |
| V _{OVLTH_VREG} | VREG overvoltage lower threshold | | 3.6 | | | V |
| V _{POR_VREG_uth} | VREG power-on upper threshold | | | | 3.15 | V |
| $V_{POR_VREG_lth}$ | VREG power-on lower thershold | | 2.91 | | | V |
| f _{FLTH_LC} | LC oscillator frequency too high fault detection | | 5.3 | | 6.2 | NAL I- |
| f _{FLTL_LC} | LC oscillator frequency too low fault detection | | 2.0 | | 2.4 | MHz |
| I _{PU_LCx_BIST} | Pull up current from VREG during startup on LCOUT and LCIN pins for sensor BIST | | 1.7 | 2.6 | 4.0 | A |
| I _{PD_LCx_BIST} | Pull down current to GND during startup on LCOUT and LCIN pins for sensor BIST | | 1.7 | 2.6 | 4.0 | mA |
| t _{MIN_PH_IMB} | Minimum time between zero crossing of sine output and the following zero crossing of cosine output and vice versa to not signal a phase imbalance fault ⁽²⁾ . | | 8.5 | 10 | 11.5 | μs |
| VAL _{AGC_INP_} OOR_L | AGC quantized step out of 256 (min to max gain) in auto gaib mode to signal FAULT when input signal is very low amplitude | | 251 | | | A00 |
| VAL _{AGC_INP_OOR_} H | AGC quantized step out of 256 (min to max gain) in auto gain modet o signal FAULT when input signal is very high amplitude | | | | 4 | AGC code |
| V _{OOR_H_INX_PIN} | Out of range single ended fault threshold voltage for each IN pin - High | | 70 | 75 | 77.3 | %VREG |
| V _{OOR_L_INx_PIN} | Out of range single ended fault threshold voltage for each IN pin - Low | | 22.7 | 25 | 30 | %VREG |
| V _{OOR_H_INx_LPF} | Out of range single ended fault threshold voltage at low pass filter output - High | | 87.5 | 92.5 | 98 | %VREG |
| V _{OOR_L_INX_LPF} | Out of range single ended fault threshold voltage at low pass filter output - Low | | 1 | 7.5 | 12 | %VREG |
| V _{OOR_H_OUTx_PIN} | Out of range single ended fault threshold voltage for each OUT pin - High | | 93 | 95 | 97 | %VCC |
| V _{OOR_L_OUTx_PIN} | Out of range single ended fault threshold voltage for each OUT pin - Low | | 3 | 5 | 7 | %VCC |
| V _{CM_H_OUTx_PIN} | Deviation of output common mode above V _{REF_OUT} to trigger a FAULT | | 0.8 | | 10 | %VCC |
| V _{CM_L_OUTx_PIN} | Deviation of output common mode below V _{REF_OUT} to trigger a FAULT | | 0.8 | | 10 | %VCC |
| V _{OUTx_} SHRT_P_CMP_OFF | Offset between internal AGC diffrential output value and OUTxP differential value before short between OUTxP pins is detected. | | +100 | +250 | +440 | mV |



| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|--|-----------------|------|------|------|------|
| Voutx_shrt_n_cmp_off | Offset between internal AGC diffrential output value and OUTxN differential value before short between OUTxN pins is detected. | | -380 | -250 | -100 | mV |
| V _{UV_DVDD} | Internal Digital Supply undervoltage check. | | 1.2 | | 1.3 | V |
| VTOGGLE_AGC_EN | Checks if the comparator on AGC_EN toggles after AGC_EN status determination | | 50 | | 200 | mV |
| T _{TSD_rise} | Abmient temperature above which thermal shutdown fault is triggered. | | | 190 | | °C |
| T _{TSD_fall} | Abmient temperature below which thermal shutdown fault is cleared | | | 160 | | °C |

- (1) Continuously checked in VCC = 5V mode. Ignored in VCC=VREG=3.3V mode
- (2) Fault is signaled only at occurance of 3 consecutive violations of the minimum time.
- (3) Device will continue normal operation until the over-voltage threshold on VREG triggered

7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|-------------------------------------|-----|-----|-----|------|
| t _{VCC_FLT_DT} | Deglitch time for VCC over voltage and under voltage detection | | 180 | 200 | 220 | μs |
| t _{VREG_OV_DT} | Deglitch time for VREG over voltage detection | | 180 | 200 | 220 | μs |
| t _{LC_FLT_DT} | Deglitch times for LC amplitude related faults | | 180 | 200 | 220 | μs |
| t _{AGC_EN_DT} | Deglitch time for AGC_EN pin for AGC mode detection | | 2.7 | 3 | 3.3 | μs |
| t _{AGC_EN_TGL_DT} | Deglitch time on AGC_EN pin toggle fault after power up into normal state | | 450 | 500 | 550 | μs |
| t _{IN_OOR_DT} | Deglitch time applied to each input out of range signal individually | | 180 | 200 | 220 | μs |
| t _{INX_} FLT_DT | Deglitch time applied to the fault signal determined by OR of all individual input out of range faults which are deglitched for t _{IN_OOR_DT} | | 180 | 200 | 220 | μs |
| t _{LPF_OOR_DT} | Deglitch time for AFE Low Pass Filter Out of Range check | | 180 | 200 | 220 | μs |
| t _{OUT_OOR_DT} | Deglitch time for output voltage out of range fault. | | 180 | 200 | 220 | μs |
| t _{OUTx_SHORT_DT} | Degltich time for AFE Output Short detection | | 450 | 500 | 550 | μs |
| t _{OUT_CM_DT} | Deglitch time for OUT pin common mode check | | 90 | 100 | 110 | μs |
| t _{OUT_ZC_DT} | Deglitch time for OUT differential output zero crossing fault detection | | 9 | 10 | 11 | μs |
| t _{AGC_ZC_DT} | Deglitch time for AGC differential output zero crossing fault detection | | 9 | 10 | 11 | μs |
| t _{AGC_CMP_DT} | Deglitch time to detect AGC fast/slow amplitude regulation threshold has been crossed | | 180 | 200 | 220 | ns |
| t _{AGC_VAL_DT} | Deglitch time for AGC OOR range faults | | 180 | 200 | 220 | μs |
| t _{FLT_RECOV} | Fault recovery time once device tranistions from FAULT to DIAGNOSTIC state | C _{EXT_VREG} =680nF, 2.2µF | 12 | | 16 | ms |
| t _{PWR_ON} | From VREG power on until OUTx pins are released from HI-Z state. | C _{EXT_VREG} =680nF, 2.2μF | 10 | | 14 | ms |

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|--|-----------------|-----|-----|-----|------|
| t _{PRWR_ON_DT} | Deglitch time after t _{PWR_ON} for which OUTx faults are ignored. | | 302 | 336 | 370 | μs |

7.8 Typical Characteristics




VCC = 5V, $\rm LC_{freq} = 5MHz, \, Ideal \, Inputs, \, No \, offset \, and \, gain \, correction \, Signal \, path \, delay \, compensated$

Figure 7-1. Angle Error VCC = 5 V, C_{OUT} < 50 nF




VCC = 3.3V, LC $_{\rm freq} = 5 \rm MHz,\ Ideal\ Inputs,\ No\ offset\ and\ gain\ correction\ Signal\ path\ delay\ compensated$

Figure 7-3. Angle Error VCC = 3.3 V, C_{OUT} < 50 nF




VCC = 5V, $LC_{freq}\!=\!5 MHz,$ Ideal Inputs, With offset and gain correction Signal path delay compensated

Figure 7-5. Angle Error VCC = 5 V, C_{OUT} > 100 nF



VCC = 5V, $\rm LC_{freq}$ =5MHz, Ideal Inputs, With offset and gain correction Signal path delay compensated

Figure 7-2. Angle Error VCC = 5 V, C_{OUT} < 50 nF



 $\rm VCC=3.3V,\,LC_{freq}=5MHz,\,Ideal$ Inputs, With offset and gain correction Signal path delay compensated

Figure 7-4. Angle Error VCC = 3.3 V, C_{OUT} < 50 nF




Figure 7-6. OUTx Pin Leakage Current When Device is in a SAFE State and Output Pulled to VCC With R Pull-up

8 Detailed Description

8.1 Overview

The LDC5072-Q1 is an inductive position sensor front-end IC for use in automotive and industrial applications. The sensor typically consists of an excitation coil and a set of two receiver coils, all drawn on the same PCB. The sensor also has a metal target which is typically printed on another PCB. The coil PCB is mounted in a fixed position on the motor and the metal target is mounted on a rotating shaft. The device excites the excitation coil, which then couples to the receiver coils. The amount of coupling from the excitation to receiver coils depends on the relative position of the metal target to the receiver coils and also on the air gap between the coil PCB and the target. The LDC5072-Q1 has an LC oscillator driver that can drive an excitation coil with a constant amplitude and supports a wide range of LC combinations.

Two receiver coils are placed such that the LDC5072-Q1 outputs are shifted by 90°. These Sine and Cosine outputs are ratiometric to each other and can be used to calculate the angle at any given instant. The LDC5072-Q1 receiver filters out the out-of-band noise, demodulates, and amplifies the signal. The device has a gain block that can be either set manually or in automatic mode. In automatic mode, the LDC5072-Q1 will regulate output amplitude to a fixed band, which can remove sensor variability such as the lifetime variation of air gap. The device has two differential output drivers that can drive a wide range of capacitive loads. Typically these are digitized by an ADC of an MCU for further angle calculation, for motor control, or for linear position information extraction.





Figure 8-1. LDC5072-Q1 Typical Output

The LDC5072-Q1 was developed in accordance with ISO 26262 to support functional safety. The device implements a pin-level built-in self-test at power up to check for sensor pins open, shorts to supplies, and short between the coils. The device also has analog and digital built-in self-test to test internal safety mechanisms. The LDC5072-Q1 also implements run-time checks to continuously monitor sensor functionality. In an event that a fault is detected, the output drivers are driven to high-impedance state.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Input Supply Voltage

The main voltage supply for this device is on the VCC pin. The VCC pin can be supplied either by a 3.3-V or 5-V regulator. This pin is protected internally from possible negative voltages on the pin and from possible back-feeding of current from the device to the regulator. The pin can also withstand voltages as high as 30 V. For 3.3-V mode, the VREG and VCC pins are shorted together on the PCB.

There is an internal 3.3-V regulator with a capacitor on the VREG pin. This regulator is the supply for all internal blocks, the LC oscillator, and the regulator is also used as a reference block for various sections of the signal chain. Additionally, an internal 1.5-V regulator supplies the digital logic. This device has two modes of operation: a 5-V supply mode and a 3.3-V supply mode. For 5-V supply mode, 5 V is required on the VCC pin that the internal regulator will use to generate voltage on VREG. For 3.3-V supply mode, the VREG and VCC pins must be connected externally and supplied with regulated 3.3 V. This will change the common-mode voltage on the device outputs, because this voltage is derived from half the value on the VCC pin. The device includes an automatic check to figure out which mode the device is in during power up.



8.3.2 Excitation Signal

The excitation signal is generated by an LC oscillator. The LCIN and LCOUT pins will be connected to the excitation coil. The oscillator signal driver automatically regulates the signal to V_{AMP_LC} . The user can adjust the external capacitors on LCIN and LCOUT to select the excitation frequency. For best performance, two capacitors should be used. One should be placed from LCIN to ground and the other from LCOUT to ground (C_1 and C_2). This is instead of using one capacitor between LCIN and LCOUT.

Use Equation 1 to calculate the excitation frequency.

$$f_{OSC_LC} = \frac{1}{2\pi \times \sqrt{\left(L \times \left(\frac{C_1 \times C_2}{C_1 + C_2}\right)\right)}}$$
(1)

where

- · L is inductance of excitation coil
- C1, C2 are the external capacitors on LCIN and LCOUT, respectively

8.3.3 Signal Processing Block

The inputs to the signal processing block come from the outputs of the receiver coils of the position sensor. This block will demodulate the position signals, filter out noise, and amplify the signal in preparation for angle calculation by an external control unit. The first stage of the signal processing block contains ESD protection circuitry and sets the common-mode voltage. The second stage of this block is an EMC filter to eliminate noise. The next stage of this block is a demodulator for the input signals. This demodulation uses the frequency of the LC oscillator as a reference. The signals will then go through a low-pass filter with fixed gain. The last stage in the signal processing block is a gain stage where the gain is either set by an automatic gain control routine (AGC_EN pin pulled to GND through an external resistor), or set to a fixed gain by the voltage on the AGC_EN pin. The signal path gain for both channels is same and are matched very closely by careful design.

Figure 8-2 shows a block diagram of the analog front-end in the IC that demodulates the incoming signal to extract position information.




Figure 8-2. Signal Processing Block Diagram



8.3.3.1 Demodulation

The receive path for the sine path can be modeled by Equation 2 through Equation 5.

$$\mathsf{RXi}_{\mathsf{sin}} = \mathsf{V}_{\mathsf{AMP_LC}} \times \eta \times \mathsf{sin} \big(2 \times \pi \times \mathsf{f}_{\mathsf{OSC_LC}} \times \mathsf{t} \big) \times \mathsf{sin} \big(\Theta \big) \tag{2}$$

where

- RXi_{sin}: Receiver path sine coil input
- V_{AMP LC}: LC oscillator signal amplitude
- η: Coupling factor between exciter and receive coil
- f_{OSC LC}: LC oscillator excitation frequency
- Θ: Instantaneous motor angle

$$\text{Demod}_{\text{sin}} = G_{\text{MIXER}} \times G_{\text{BPF}} \times V_{\text{AMP_LC}} \times \eta \times \text{sin}(\Theta) \times \frac{1}{2} \times \left(1 + \text{sin}\left(2 \times \pi \times f_{\text{OSC_LC}} \times t\right)\right) \tag{3}$$

where

- Demod_{sin}: Demodulator sine path output
- V_{AMP LC}: LC oscillator signal amplitude
- η: Coupling factor between exciter and receive coil
- f_{OSC LC}: LC oscillator excitation frequency
- Θ: Instantaneous motor angle
- G_{MIXFR}: gain due to the mixer
- · GBPF: gain due to the bandpass filter

$$LPF_{sin} = \frac{1}{2} \times G_{MIXER} \times G_{BPF} \times G_{LPF} \times V_{AMP_LC} \times \eta \times sin(\Theta)$$
(4)

where

- LPF_{sin}: Low pass filter sine path output
- V_{AMP LC}: LC oscillator signal amplitude
- n: Coupling factor between exciter and receive coil
- Θ: Instantaneous motor angle
- G_{MIXER}: gain due to the mixer
- · G_{BPF}: gain due to the bandpass filter
- G_{I PF}: gain due to the lowpass filter

$$V_{OUT_SIN} = \frac{1}{2} \times G \times V_{AMP_LC} \times \eta \times sin(\Theta)$$
(5)

where

- Vout_{sin}: Signal output at the end of sine path
- V_{AMP LC}: LC oscillator signal amplitude
- n: Coupling factor between exciter and receive coil
- Θ: Instantaneous motor angle
- G: Total combined gain of the signal path

The cosine path can be modeled in the same way as sine path.

The total gain of the system is a combination of the gain control, mixer gain, and fixed gain. It can be modeled by Equation 6:



$$G = G_{FIXED} \times G_{MIXER} \times G_{GC}$$
(6)

where

- G_{FIXED} is the fixed gain in the signal path, including G_{LPF} and G_{BPF}
 - G_{FIXED} = 43.2 for VCC = 5 V
 - G_{FIXED} = 28.8 for VCC = 3.3 V
- G_{MIXER} is the gain due to the mixer. The typical value is 0.637.
- G_{GC} is the variable gain in the signal path. This is either selected by the AGC or the Fixed Gain Control depending on the voltage on the AGC EN pin.

8.3.3.2 Fixed Gain Control

To set the gain of the final gain stage, a voltage in the range of $V_{AGC_EN_MANUAL}$ must be applied to the AGC_EN pin. This gain setting will be set during the DIAGNOSTICS state. A change in the voltage on AGC_EN affects the AGC gain the next time the device enters the DIAGNOSTICS state, either during the next power up of the device or during fault recovery. The nominal value of minimum gain of this stage is 0.375 and the maximum gain is 60.375. The gain is implemented as linear in dB scale with 256 steps. This gain is rotation frequency dependent. For higher rotation speeds, the gain value will fall off. Equation 7 shows the gain in linear scale is related to the voltage on AGC_EN pin as a percentage of VREG:

$$Gain = 0.375 + 0.759 \times \left(10^{\left(1.903 \times \left(\frac{\% V \text{Re} \, g - 4.55}{90.9}\right)\right)} - 1\right) \tag{7}$$

where

- · Gain is the effective gain set by gain control block.
- %VREG is the voltage on AGC EN pin expressed as percentage of voltage on the VREG pin.

The voltage applied on AGC_EN pin should fall within $V_{AGC\ EN\ MANUAL}$ range.

8.3.3.3 Automatic Gain Control

When the voltage on the AGC_EN pin is below $V_{AGC_EN_AUTO}$, the manual gain control function is disabled and the Automatic Gain Control (AGC) is enabled.

In AGC mode, the device will change the gain of the last stage of the signal processing block to keep the final output within an appropriate voltage range on VOUT. The AGC block uses the square root of the sum of the squared amplitudes of the two channels to sense amplitude of output signals and set gain selection. Both channels will have the same gain. This means that the AGC block will set the gain for sine and cosine channels such that the quantity AGC TARGET as defined in Equation 8 is within the ranges listed in *Specifications*.

$$RADIUS = \frac{\sqrt{\left(OUT1P - OUT1N\right)^2 + \left(OUT0P - OUT0N\right)^2}}{VCC}$$
(8)

where

- OUTxx: Voltage on the output pins
- VCC: Voltage on the VCC pin
- AGC_TARGET: Regulation target for the AGC block

The AGC sets the gain in the DIAGNOSTICS state and then dynamically regulates it in NORMAL state. There are two regions of regulation, the slow AGC regulation region and the fast AGC regulation region. This is shown in Figure 8-3. The blue curve shows the ratio defined by Equation 8 as percentage of VCC. If the ratio rises above AGC_FH or falls below AGC_FL, fast regulation becomes active, and the gain is changed by four gain codes every nominal value of 819.2 µs. If the ratio falls between AGC_SH and AGC_FH, or between AGC_FL and AGC_SL, slow regulation is active, and the gain is changed by one code approximately every 840mS. To

allow for faster settling of the output during power up in diagnostic state, the device changes gain by one code every 3.2 µs in slow AGC region and eight codes every 3.2 µs in the fast AGC region. The thresholds are listed in *Specifications*. The gain step size is constant in dB scale and is approximately equal to 0.15 dB. Figure 8-3 shows the two cases: a fast change (for example, due to a transient), and a slow change due to lifetime drift.

The AGC block thus will try to compensate for changes in amplitude of the input signal or changes in VCC. If the ratio, after reaching AGC_TARGET, stays between AGC_SH and AGC_SL, then AGC does not react and does not change the gain. The AGC block engages if one of the thresholds is crossed, and it will try to change the output amplitudes such that the ratio reaches AGC_TARGET again. Hence, the No Gain Control region in Figure 8-3 causes the AGC block to have some hysteresis.




Figure 8-3. AGC Regulation Bands

8.3.4 Output Stage

The output stage consists of buffers that drive each of the outputs differentially and maintain the output common mode at V_{REF_OUT} as specified in *Specifications*. There are two output stages, one at the OUT0x pins and the other at the OUT1x pins, and each drive the pins in a push-pull manner. For a rotating input, one set of pins will represent the sine angle information and other set will represent cosine angle information. The output stages buffer the AGC output and outputs the final demodulated position information to be used by a microcontroller. The output stage is designed such that it can drive a large range of capacitive loads.

The output stage requires external capacitors as specified by C_{OUT} and pullup or pulldown resistors as specified by R_{PD_OUT} and R_{PU_OUT} . The OUTx pins enter a high impedance state in the case of a fault, so the pullup and pulldown resistors are used to pull the voltage out of range for detection by the MCU. See *External Diagnostics Required for Loss of VCC or GND* for details about external diagnostics required for loss of VCC or GND conditions.

There is a possibility that wires connecting to OUT0 and OUT1 pins can be routed outside the sensor module, so the output stage has both negative and high voltage protection to prevent the part from getting damaged in the event of shorts. The output stage also has out-of-range fault detection. The diagnostic coverage on output stage will also check if the output signal is being driven outside of the maximum allowable limit as defined in *Specifications* as shown in Figure 8-4. In the event of a fault, the output stages are put in Hi-Z mode and external pullup and pulldown resistors will drive OUTx pins to maximum and minimum signaling a fault to the microcontroller. See *Diagnostics* for details.




Figure 8-4. Out of Operation Fault Detection Range at the Output

Note

The voltage at the OUTx pins is not ratiometric to VCC. In AGC mode, the calculated RADIUS in Equation 8 value will change. Only if it crosses one of the threshold (depending on change magnitude of VCC), then the gain of AGC will be adjusted accordingly to bring the RADIUS value back to AGC_TARGET. In fixed-gain mode, the gain will not be adjusted even if VCC change by large magnitude.

8.3.5 Diagnostics

The LDC5072-Q1 is equipped with numerous diagnostics features to detect, monitor, and report failures that either existed before the power up or occurred during device operation. In the event of a failure, the LDC5072-Q1 is placed either in IDLE, DISABLED, or FAULT state (based on the failure nature), the LC Oscillator is turned off, the AFE is disabled, and the output pins are tri-stated, and consequently, are pulled up or down by external resistors. From the FAULT state, the LDC5072-Q1 returns to DIAGNOSTICS state if the fault condition is removed. From the DISABLED state, the LDC5072-Q1 is moved to IDLE state after a Power Cycle (see Device Functional Modes).

The LDC5072-Q1 tri-states its output to signal a fault. As shown in *Application and Implementation*, it is expected that a combination of pullup or pulldown resistors are added on OUTx pins at the termination site (that is, at the microcontroller). The values of these resistors are specified as R_{PU_OUT} and R_{PD_OUT} in *Specifications*. The resistors are generally pulled up to a supply (typically VCC) and pulled down to ground such that the ADC code on the MCU is out of the expected range. This will signal a fault to the microcontroller.

8.3.5.1 Undervoltage Diagnostics

The LDC5072-Q1 continuously monitors the VREG and DVDD voltage while in DIAGNOSTICS, NORMAL, FAULT, and DISABLED states. If the VREG or DVDD drops below the specified limits (see *Electrical Characteristics*), the LC Oscillator is turned off, the AFE is disabled, and the output pins are tri-stated if neither were done so yet. Upon voltage recovery, the device transitions to the IDLE state and initiates regular Power-On Reset.

8.3.5.2 Initialization Diagnostics

During power up in the DIAGNOSTICS state, the LDC5072-Q1 undergoes a number of self-diagnostics and checks (for fault thresholds refer to *Diagnostics* and for de-glitch times refer to *Switching Characteristics*):

- EEPROM CRC check: the LDC5072-Q1 calculates the CRC value of the EEPROM register settings and compares it to the recorded expected CRC value. In case of FAULT, the LDC5072-Q1 transitions to the DISABLED state.
- 2. LBIST check: the LDC5072-Q1 undergoes automated self-testing pattern for the digital logic. In case of FAULT, the LDC5072-Q1 transitions to the DISABLED state.
- 3. ABIST check: the LDC5072-Q1 undergoes automated self-testing pattern for the fault-monitoring circuits. In case of FAULT, the LDC5072-Q1 transitions to the DISABLED state.
- 4. Sensor interface BIST check: the LDC5072-Q1 applies the automated test patterns to Sensor interface (LCIN, LCOUT, IN0P, IN0N, IN1P, and IN1N) pins to check that they are open or shorted to GND or battery. It also checks if there is a short between the coils of the sensor and if any of the coils are open. The LDC5072-Q1 will also check if any impedance is present as specified by the R_{AGC_EN_AUTO} or R_{PU_AGC_EN} on the AGC_EN pin and check if the AGC_EN pin is not shorted to GND.
- 5. VREG cap loss check: the LDC5072-Q1 uses the VREG cap to compare the internal time constant with the external time constant (5-V VCC mode only). This check is only performed at power up and is not performed if the device transitions from FAULT state to DIAGNOSTICS state. The maximum capacitance on VREG pin that can trigger this fault is given by C_{LOSS VREG}.
- 6. The LDC5072-Q1 enables the LC oscillator and checks that V_{UVL_AMP_LC}, V_{OVH_AMP_LC}, V_{UVL_CM_LC}, and V_{OVH_CM_LC} faults disappear within t_{LC_FLT_DT}.
- 7. The LDC5072-Q1 enables the AFE, AGC, and Output stages in a staggered manner.
- 8. The LDC5072-Q1 the device resets all checks and faults for certain period of time to allow all internal signals to settle and then starts monitor faults

Submit Document Feedback

www.ti.com

9. The LDC5072-Q1 transitions to the Normal state ensuring that t_{PRWR ON} is met and no other faults are detected. In AUTO AGC mode, the LDC5072-Q1 also checks that the output of the AGC block is within AGC_Target. If the AGC block is not within AGC_Target, the devices transitions to the DISABLED state.

8.3.5.3 Normal State Diagnostics

During normal device operation, a number of parameters are continuously monitored

For the following parameters, if a fault condition is detected, the device is transferred to the FAULT state. Only if the fault condition is cleared then the part transitions to DIAGNOSTIC state (for fault thresholds refer to *Diagnostics* and for de-glitch times refer to *Switching Characteristics*):

- VCC overvoltage check: if the VCC voltage exceeds the V_{OVUTH VCC}, fault condition is detected in the t_{VCC_FLT_DT}. This fault detection delay allows the LDC5072-Q1 to filter out short glitches on the VCC pin. Once the voltage drops below the V_{OVLTH VCC}, the fault condition is cleared.
- VCC undervoltage check (active only in VCC = 5 V mode): if the VCC voltage falls below the VCC_{UVLTH}, fault condition is detected in the t_{VCC FLT DT}. This fault detection delay allows the LDC5072-Q1 to filter out short glitches on the VCC pin. Once the voltage rises above the V_{UVUTH VCC}, the fault condition is cleared.
- VREG overvoltage check: if the VREG voltage exceeds the V_{OVUTH VREG}, fault condition is detected in the t_{VREG_OV_DT}. This fault detection delay allows the LDC5072-Q1 to filter out short glitches on the VREG pin. Once the voltage drops below the V_{OVLTH} _{VREG}, the fault condition is cleared.
- Thermal Shutdown Check: If the temperature of the die increases and crosses T_{TSD rise}, a fault condition is detected. Once the die temperature falls below T_{TSD fall}, the fault condition is cleared.

For the following parameters, if a fault condition is detected, the device is transferred to the FAULT state and then to the DIAGNOSTICS state to attempt recovery and detect if the fault is still present. The zero-crossing mentioned in this section refers to crossing of the common voltage of a differential signal pair.

- LC oscillator frequency check: if the LC tank oscillation frequency exceeds the f_{FLTH} LC or falls below the f_{FLTL LC} parameter, fault condition is detected in the t_{FAULT DT}. This fault detection delay allows the LDC5072-Q1 to filter out short glitches on the LC tank pins.
- LC Loop control check: checks for amplitude and common mode voltage loop of the LC oscillator by monitoring internal node voltages with a comparator. The fault condition de-gltiched for t_{LC FLT DT}.
- Output signal Out-Of-Range check: if the voltage on one of the four OUT pins exceeds the V_{OOR H OUTx}_PIN threshold, or falls below the $V_{OOR\ L\ OUTx}$ threshold parameter, fault condition is detected in the $t_{OUT\ OOR\ DT}$.
- Output signal voltage check: this diagnostic compares the states of the zero-crossing comparators of OUT pins with the corresponding zero-crossing comparators of the AGC block outputs. A valid rotational signal must be present for this check, and the detection time, will depend on the rotational speed of the motor.
- Output signal common mode check: this diagnostic detects the OUT0 and OUT1 pin pairs deviation from the expected common-mode voltage. If V_{OUTOP}+V_{OUTON} is greater than the range defined by V_{CM H OUTX PIN} and V_{CM L OUTx PIN}, the fault is reported with a de-glitch time of t_{OUT CM DT}.
- Output pin short check: detects fault condition if any of the two output pins (OUTx) are shorted. It compares the differential output of each channel to the corresponding internal output of the AGC block (or fixed gain block for fixed gain mode) and flags a fault condition if the difference is greater than V_{OUTX} SHRT CMP OFF. The fault signal is de-glitched for t_{OUTx SHORT DT} before signaling a fault. During this de-glitch period, the OUTx pins are enabled even while being shorted.
- Frequency imbalance check: given a valid rotation signal, the device monitors that exactly 1 zero-crossing of the sine output occurs between two consecutive zero-crossings of the cosine output, and vice versa. A valid rotation signal detected using zero-crossing information must be present for this check to be enabled and detection time will depend on the rotational speed of the motor. For this fault to be detected two conditions must be met:
 - The device has detected 1KHz rotation frequency and the measured rotation frequency on both channels is less than 10KHz
 - The rotation frequency range condition is met for 10 consecutive cycles or 20 half cycles
- Phase imbalance check: the device checks that there is a time delay of at least t_{MIN PH IMB} between the zero crossing of sine output and the following zero crossing of cosine output, and vice versa.
- Input signal out of range check (valid only for AGC mode): if the AGC gain code of VALAGC INP OOR H or greater, or VALAGC INP OOR L or less, is required to keep the OUT signals in the AGC target range



(AGC_Target), the input signals are out of range, and fault is reported. This fault is de-glitched for $t_{AGC\ VAL\ DT}$.

- Input signal out of range check: if input signals during normal operation cross V_{OOR_X_INX_PIN} thresholds multiple times in an interval, or, stays constantly above V_{OOR_H_INX_PIN} or below V_{OOR_L_INX_PIN} for t_{IN_OOR_DT}, the input signals are out of range, and fault is reported. The DC fault, combination of any of input signaling a fault after individual de-glitch time, is further de-glitched for t_{INX_FLT_DT}.
- Input signal out of range check: if LPF output signals during normal operation cross V_{OOR_x_INx_LPF} thresholds multiple times in an interval, or, stay above V_{OOR_H_INx_LPF} or below V_{OOR_L_INx_LPF} for t_{LPF_OOR_DT}, the input signals are out of range, and fault is reported.

For the following parameters, if a fault condition is detected, the device is transferred to the DISABLED state and a recovery is attempted (See *DISABLED State*):

- Register CRC check: the LDC5072-Q1 calculates the CRC value of the Safety-critical register settings and compares the CRC value to the recorded expected CRC value. In case of FAULT, the LDC5072-Q1 transitions to the DISABLED state. This check is performed continuously.
- Critical registers redundancy check: the device checks the validity of the critical registers vs its redundant copy. In case of a discrepancy, the device immediately transitions to the DISABLED state
- TM0 state check: the device checks if the TM0 pin state was changed after its state was determined during Initialization diagnostics.
- TOUT state check: the device checks if the TOUT pin state was changed after its state was determined during Initialization diagnostics.
- AGC_EN toggle check: the device checks if the AGC_EN state was changed after its state was determined during Initialization diagnostics. This check has a de-glitch time of t_{AGC_EN_TGL_DT}

8.3.5.4 Fault State Diagnostics

While in the Fault state, a number of parameters are continuously monitored.

For the following parameters, if a fault condition is detected, the device stays in FAULT state until and unless the fault condition is removed and then the device transitions to DIAGNOSTIC state:

- The VCC overvoltage check as described in Normal State Diagnostics.
- The VCC undervoltage check as described in Normal State Diagnostics.
- The VREG overvoltage check as described in Normal State Diagnostics.
- The thermal shutdown check as described in Normal State Diagnostics.

For the following parameters, if a fault condition is detected, the device is transferred to the DISABLED state and a recovery is attempted (see *DISABLED State*):

- The Critical registers redundancy check as described in Normal State Diagnostics.
- The TM0 state check as described in the Normal State Diagnostics.
- The TOUT state check as described in the Normal State Diagnostics.
- The AGC EN toggle check as described in Normal State Diagnostics.

For all other faults, the device attempts recovery by transitioning to DIAGNOSTIC state while the OUTx pins remain in FAULT signaling state.

8.4 Device Functional Modes

The LDC5072-Q1 is driven by a state machine. The state machine is initialized upon power up, and the machine goes through the initial diagnostics routines. If the system functions normally, the device moves to a normal operational state and starts to drive the OUT pin to indicate angular information. In case of a fault, the device moves to the FAULT state, the LC oscillator driver is disabled, and the OUT pins are tri-stated to indicate fault condition until the FAULT condition is removed or the IC is power-cycled. Some critical faults will lead to the disabled state, which requires a power-cycle to recover.

Figure 8-5 shows the different device states. The management of faults is divided into four types of faults as shown in Table 8-1:

- Initialization faults: These faults occur during initialization and transitions the device to DISABLED state and the device indicates a fault at the OUTx pins.
- Run Time #1 faults: These faults are checked in NORMAL state and transition the device to FAULT state. For these type of faults, the device will try to recover from FAULT state when the fault condition is removed and by transitioning to the DIAGNOSTIC state.
- Run Time #2 faults: These faults are critical faults which are checked in NORMAL state and transition to DISABLED state. A recovery is attempted from this state as described in *DISABLED State*.
- Reset faults: These faults will put the part in reset and the device will power up again once the conditions causing the fault are cleared.

Table 8-1. Diagnostic List

| RESET FAULTS | INITIALIZATION FAULTS | RUN TIME FAULTS # 1 | RUN TIME FAULTS # 2 |
|-----------------------------|--------------------------------|-------------------------------------|--|
| VREG UNDER VOLTAGE CHECK | TAGE EE CRC CHECK VCC OV/UV CH | | CRITICAL REGISTERS REDUNDANCY CHECK |
| DVDD UNDER VOLTAGE CHECK | LBIST CHECK | FREQUENCY CHECK | REGISTER CRC CHECK |
| | ABIST CHECK | LC OSCILLATOR VOLTAGE CHECK | TM0 PULL UP CHECK |
| | SENSOR INTERFAFE BIST CHECK | PHASE IMBALANCE CHECK | TOUT PULL UP CHECK |
| | VREG CAP LOSS CHECK | INPUT SIGNAL OUT OF RANGE CHECK | AGC_EN TOGGLE CHECK |
| | AGC_EN BIST CHECK | OUTPUT SIGNAL OUT OF RANGE CHECK | |
| | | OUTPUT SIGNAL VOLTAGE CHECK | |
| | | OUTPUT SIGNAL COMMON MODE CHECK | |
| | | OUTPUT SHORT CHECK | |
| | | FREQUENCY IMBALANCE CHECK | |
| | | TSD CHECK ⁽¹⁾ | |
| | | VREG OV CHECK ⁽¹⁾ | |

⁽¹⁾ These faults force the device to stay in FAULT state and not allow attempt for recovery till the fault causing condition is removed.

Figure 8-5 shows the states and the transitions for the LDC5072-Q1. Following states are considered SAFE state where the device has detected a fault and indicates a fault making all the OUT pins high-impedance:

- IDLE
- FAULT
- DISABLED

In diagnostic state, the device indicates faults till all checks are complete and then drives the OUT pins to correct values.






Figure 8-5. Device State Diagram

8.4.1 IDLE State

The LDC5072-Q1 enters the IDLE state once the VCC and VREG reach operational limits. Power-on Reset is triggered at that time and the device transitions to the DIAGNOSTICS state.

8.4.2 DIAGNOSTICS State

In the DIAGNOSTICS state, the LDC5072-Q1 undergoes a number of self-diagnostics and checks to ensure that the device is functioning as expected and that all sensors are properly connected. See *Diagnostics* for more information.

The device transitions to the DIAGNOSTICS state from one of the following:

- · From IDLE state, upon completion of the POR.
- From FAULT state, if the forcing fault conditions are removed or to attempt recovery from non-forcing faults.
- From DISABLED state after 20 ms to attempt recovery. For EEPROM CRC error, the device will only attempt recovery 3 times.

The device transitions from the DIAGNOSTICS state to one of the following:

- NORMAL state, if all the checks are completed successfully.
- FAULT state, if certain fault conditions are present.
- DISABLED state, if certain fault conditions are present.

8.4.3 NORMAL State

The device enters NORMAL state after successful completion of the Diagnostics checks in the DIAGNOSTICS state. In normal state, the LDC5072-Q1 is fully functional and outputs valid signals at the OUT pins. These are the characteristics of the NORMAL state:

• The LC oscillator is enabled and both the oscillation frequency and amplitude are within the specified range.

www.ti.com

- The Analog Front End is active and the frequencies of the input signals, amplitudes, and their phase relation are within the specified range.
- the AGC is fully functional and output signals are within the specified range in Auto AGC mode.
- The Output stage is active and OUT pin signals are within the specified range.
- The NORMAL state diagnostics is active and running.

The device transitions from the NORMAL state to one of the following:

- FAULT state, if certain fault conditions are detected.
- DISABLED state, if certain fault conditions are detected.

See *Diagnostics* for more information.

8.4.4 FAULT State

If certain faults are detected in the DIAGNOSTICS or NORMAL state, the device transitions to the FAULT state. These are the characteristics of the FAULT state:

- The LC oscillator is disabled.
- The Analog Front End is disabled.
- The Output stage is tri-stated and OUT pins are pulled up or down by external resistors to indicate the FAULT
- The FAULT state diagnostics is active and running.

The device transitions from the FAULT state to one of the following:

- DIAGNOSTICS state, to attempt recovery. For non-forcing faults this is required as the LC and signal path must be enabled to check for faults again. For non-forcing faults, the device stays in FAULT state till removed.
- DISABLED state, if certain fault conditions are detected.

See *Diagnostics* for more information.

8.4.5 DISABLED State

If certain faults are detected in the DIAGNOSTICS, NORMAL or FAULT state, the device transitions to the DISABLED state. These are the characteristics of the DISABLED state:

- The LC oscillator is disabled.
- The Analog Front End is disabled.
- The Output stage is tri-stated and OUT pins are pulled up or down by external resistors to indicate the FAULT

The device transitions from the DISABLED state to one of the following:

- Diagnostics state after 20ms to attempt recovery. For EEPROM CRC error, the device will only attempt recovery 3 times.
- The device transitions to the IDLE state upon power cycle.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

This device is intended to be used with an inductive sensor that couples an excitation coil with two receiver coils placed 90° apart. The sensor consists of a movable rotor (target) and a stationary stator (excitation and receiver coils) that allows the user to determine the angular position of the rotor with respect to the stator based on the amplitudes of the secondary coils. The device will filter and gain these signals, and will give Sine and Cosine representation of current angular position at the OUT pins. Next, these analog signals are typically converted to digital signal (by external ADCs or ADCs on board a MCU) and processed by the MCU or another processing unit to extract the angular position.

9.2 Typical Applications

There are two typical system configurations with this device: a 5-V input supply mode and a 3.3-V input supply mode. Additionally, two of these devices may be used in a double-channel architecture to allow for redundancy.

9.2.1 5-V Supply Mode

The primary input configuration of this device is to input a 5-V supply on the VCC pin.




Figure 9-1. Application Schematic - 5-V Supply Mode

Table 9-1. Recommended Components

| SCHEMATIC COMPONENT | PARAMETRIC TABLE REFERENCE |
|---------------------|--|
| C1, C2 | C _{LC1} ,C _{LC2} |
| C3, C4, C5, C6 | C _{OUT} |
| C7 | C _{EXT_VREG} |
| C8 | C _{EXT_VCC} |
| R1, R2 | Sets V _{AGC_EN} . The minimum value for R2 is 1.5KΩ. |
| R _{INFLT} | Optional. For increasing robustness to electromagnetic susceptibility Suggested value is 120 Ω . Should be adapted to the application |
| C _{INFLT} | Optional. For increasing robustness to electromagnetic susceptibility Suggested value is 220 pF. Should be adapted to the application |

Submit Document Feedback

Table 9-1. Recommended Components (continued)

| SCHEMATIC COMPONENT | PARAMETRIC TABLE REFERENCE |
|---------------------|--|
| L1, L2, L3, L4 | Optional. For increasing robustness to electromagnetic susceptibility |
| R_{PD} , R_{PU} | R_{PD_OUT},R_{PU_OUT} ; Typically 10 $K\Omega$ Any combination of R_{PD_OUT},R_{PU_OUT} can be used. |

9.2.1.1 Design Requirements

Table 9-2 lists the design requirements for this example.

Table 9-2. Design Requirements

| SCHEMATIC COMPONENT | PARAMETRIC TABLE REFERENCE | | | | | |
|-------------------------------------|----------------------------|--|--|--|--|--|
| Maximum Speed of Motor | 20,000 RPM | | | | | |
| Number of Poles of Inductive Sensor | 10 | | | | | |
| Short Circuit to Battery Possible | Yes | | | | | |
| Gain Mode | Automatic Gain Control | | | | | |

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 VREG and VCC

A short circuit to battery is possible, therefore the VCC must be supplied by a 5-V rail. In this application, the VREG pin requires an external capacitor for regulation. The device will automatically detect the 5-V supply and turn the VREG LDO on for operation.

9.2.1.2.2 Output Capacitors

The maximum rotational speed seen by the LDC5072-Q1 is equal to the motor speed times the number of poles of the inductive sensor:

$$Velocity_{LDC} = Velocity_{Motor} \times n$$
(9)

where

- Velocity_{I DC} = maximum speed seen by LDC5072-Q1
- Velocity_{Motor} = maximum speed of motor
- n = number of poles of inductive sensor

Based on $Velocity_{LDC}$, choose C_{OUT} output by referring to graphs in *Typical Characteristics*. In this case, $Velocity_{LDC}$ equals 200,000 RPM which is 3,333 Hz. The output capacitors selected should be can be easily 50 nF but less than 149 nF.

9.2.1.2.3 AGC Mode


Automatic gain control mode will automatically adjust the signal path gain. This helps to accommodate for variations in sensors as well as the mounting distance between the sensor and target.

To use AGC mode:

- R1 should be unpopulated
- R2 should be 1.5KΩ



9.2.1.3 Application Curve



CH1 = IN0P-IN0N

CH2 = IN1P-IN1N

CH3 = OUT0P-OUT0N

CH4 = OUT1P-OUT1N

Figure 9-2. INx and OUTx Signals at 1000-Hz Rotation Speed

9.2.2 3.3-V Supply Mode

Another configuration of this device is to input a 3.3-V supply on the VCC pin. In this case, the VREG pin must be shorted to the VCC pin externally. The device will automatically detect the 3.3-V supply and bypass the VREG LDO for operation. Refer to Table 9-1 for component values.




Figure 9-3. Application Schematic - 3.3-V Supply Mode

9.2.2.1 Design Requirements

Table 9-3 lists the design requirements for this example.

SCHEMATIC COMPONENT

Maximum Speed of Motor

Number of Poles of Inductive Sensor

Short Circuit to Battery Possible

Gain Mode

Coupling Coefficient Between Exciter and Sin/Cos Coils

PARAMETRIC TABLE REFERENCE

1,000 RPM

No

Fixed Gain Mode

0.02

Table 9-3. Design Requirements

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 VREG and VCC

In this application, VCC and VREG will both be supplied by an external 3.3-V power supply. This power rail should not be exposes to voltages greater than 5.5 V.

9.2.2.2.2 Output Capacitors

The method of selecting output capacitors is the same as in the first application. In this example, the output capacitors should be no more than 200 nF.

9.2.2.2.3 Fixed Gain Mode

Fixed gain mode might be chosen in cases where the variation in INx amplitudes between boards is sufficiently small and the air gap is well controlled. An advantage is that changes in OUTx amplitudes can be measured by the host MCU. This could lead to information about air gap variance. A disadvantage is that the signal path gain will not adjust due to variances, which could lead to saturation if the signal is too large, or increased error due to low SNR if the signal is too small.



To use fixed gain mode, first determine the maximum amplitude of the signal at the INx inputs. This is calculated by knowing the maximum coupling coefficient between the LC exciter coil and the Sin/Cos coils (see Equation 10 and Equation 11).

$$V_{AMP_INx} = V_{AMP_LC} \times \eta_{Coupling}$$
 (10)

where

- V_{AMP INx}= differential voltage on the INx pin
- V_{AMP LC}= differential voltage on LCOUT
- k_{coupling} = coupling coefficient between exciter and sin/cos coils

$$G_{\text{Desired}} = \frac{V_{\text{AMP_OUTx}}}{V_{\text{AMP_INx}}} = \frac{V_{\text{AMP_OUTx}}}{V_{\text{AMP_LC}} \times \eta_{\text{Coupling}}} = \frac{2.0 \text{ V}}{2.5 \text{ V} \times 0.02} = 40 \tag{11}$$

where

- G_{desired}= gain setting for the system
- V_{AMP OUTx}= Differential amplitude between OUTxP and OUTxN
- V_{AMP INx}= Differential voltage on the INx pin

The single-ended OUTx voltages should stay within 10% to 90% of VREG. For this example, a differential amplitude of 2.0 V was chosen.

When the desired gain is known, the voltage to apply to the AGC_EN pin can be calculated by rearranging Equation 7.

$$G_{\text{GC}} = \frac{G_{\text{Desired}}}{G_{\text{MIXER}} \times G_{\text{FIXED}}} = \frac{40}{0.637 \times 28.8} = 2.08$$
(12)

$$\text{\%VREG}_{\text{Desired}} = \frac{90.9}{1.903} \times log \left(\frac{G_{\text{GC}}}{0.4}\right) + 4.55 = 38.53 \text{\%VREG}$$
(13)

From there, the pullup and pulldown resistors can be calculated to achieve $\%VREG_{Desired}$. These should be 0.1% tolerant resistors and the loading should not violate the $I_{IOAD,REG,EXT}$ specification.

Choose R2 = $10 \text{ k}\Omega$

$$R_1 = \frac{R_2}{\text{%VREG}_{\text{Desired}}} - R_2 = \frac{10000}{.3853} - 10000 = 15.95 \text{ k}\Omega$$
(14)

Finally, choose the closest resistor value and double check that the final gain will be within acceptable limits. In this case, choose R1 = $16.0 \text{ k}\Omega$.



9.2.3 Redundancy Mode

In some applications, it is necessary to have redundancy with respect to the angle feedback information. One option for achieving redundancy is to have two independent sensors each with their own LDC5072-Q1 device. Alternatively, the system can be configured in a way that the sensor rotor is shared between two sets of excitation and receive coils with two LDC5072-Q1 devices. This configuration is possible because the structure of the LCIN and LCOUT pins prevent current from back-flowing into the device even when one device is in the FAULT state. This prevents the disabled device from loading the active device. All coils are drawn on the same PCB. Refer to Table 9-1 for component values.




Figure 9-4. Application Schematic - Redundancy Mode

Note

Both LDC5072-Q1 devices can be supplied by the same voltage, provided that system level functional safety requirements are satisfied.

9.2.4 Single-Ended Mode

In some scenarios, it may be desirable to connect to a single-ended ADC. This will reduce the number of wires leaving the LDC5072-Q1 sensor board, but it will reduce the dynamic range, SNR, and noise immunity. If it is possible to use the LDC5072-Q1 in differential mode, then that should be the first choice for the system designer. Refer to Table 9-1 for component values. If single-ended mode must be used, follow these guidelines:

- Typically, OUT0P and OUT1P will be the single-ended outputs used.
- Each differential pair must be loaded equally. This means that terminations must be added to the sensor board for OUT0N and OUT1N.
- If it is difficult to balance the loads due to the effects of the ADC, then the OUT0P and OUT1P outputs can be buffered before the ADC.




Figure 9-5. Single-Ended Configuration

9.2.5 External Diagnostics Required for Loss of VCC or GND

The robustness of the system can be improved by implementing simple checks in software. The primary reason for this is to help with the loss of VCC or loss of GND fault condition.

Fault detection is typically done by measuring when the OUTx pins enter a High-Z state. This is done by adding pullup and pulldown resistors on the controller board. The ADC then measures if the OUTx signals ever exceed $V_{OUT_FLT_HIGH}$ or are below $V_{OUT_FLT_LOW}$.

If a pullup resistor is used, a loss-of-VCC condition on the sensor board causes there to be a small leakage current (I_{OUT_NOVCC}) path into the OUTx pin. If a pulldown resistor is used, a loss of GND condition on the sensor board will have a leakage current path (I_{OUT_NOGND}) into OUTx pin. The leakage current value is controlled such that the OUTx pin voltages stay above $V_{OUT_FLT_HIGH}$ and below $V_{OUT_FLT_LOW}$. However if certain application conditions cause the OUTx pin voltage outside the fault thresholds, following options is recommended to ensure that the MCU recognizes that a fault has occurred:

- Use a combination of pullup and pulldown resistors. This way, a loss of ground or loss of VCC will always
 be detected by two of the four OUTx pins. For example, if a pulldown resistor is present, then a loss of VCC
 can be signaled with a voltage below V_{OUT_FLT_LOW}. If a pullup resistor is used, then a loss of GND can be
 signaled with a voltage about V_{OUT_FLT_HIGH}.
- Track the common-mode voltage of the OUT0x and OUT1x pairs. Normally the common mode will be half of VCC. A loss of VCC or GND is easily caught by using this method. This method does not work when using single-ended mode.



10 Power Supply Recommendations

The LDC5072-Q1 requires at most 22 mA from either a 5-V or 3.3-V source, not including loading due to the connected sensor coils. Also note that the analog output OUTx signals are scaled to VCC.

There are two modes of operation for the LDC5072-Q1.

10.1 Mode 1: VCC = 5 V, VREG = 3.3 V

In this mode of operation, VCC must be supplied with an external 5-V power supply. The LDC5072-Q1 then uses an internal LDO to generate the 3.3 V for VREG. The supply for VCC must stay within the range of 4.5 V to 5.6 V. VCC requires at least a 100-nF decoupling capacitor and VREG requires a capacitor within the range of the C_{EXT} VREG parameter.

VCC is rated to withstand voltages between –15 V to 30 V. This might occur due to an incorrect connection in the cabling between the LDC5072-Q1 PCB and a controller board.

10.2 Mode 2: VCC = VREG = 3.3 V

In this mode of operation, VCC and VREG are supplied from the same 3.3-V power supply. VCC and VREG together require at least a 100-nF decoupling capacitor.

VREG is only rated from -0.3 V to 5.5 V. In this mode, the power rail to the LDC5072-Q1 cannot withstand a short circuit to a higher voltage source, such as a car battery.



11 Layout

11.1 Layout Guidelines

The designer requires at least a 2-layer PCB for the LDC5072-Q1. The device is designed such that one half of the device contains sensitive analog signals for the sensor coils (LCIN, LCOUT, and INxx), and the other half of the device contains signals that may leave the PCB (power, ground, and analog outputs).

The following lists the best practices for the PCB layout:

- Bypass capacitors should be placed close to the device pins.
- A ground plane layer can be placed below the LDC5072-Q1.
- Ideally, there should not be a ground layer beneath the sensor coils as it will impact the sensor response.
 A shielding layer, however, may be implemented to protect the sensor from interference of metal or EMI beneath the sensor. To minimize the impact to the sensor response, the shielding layer should be separated by as much distance from the bottom of the sensor as possible.
- LCIN, LCOUT, and the INX signal traces should be kept as short as possible between the LDC5072-Q1
 device and the sensor coils.
- TI recommends that placeholder pads be accommodated in the layout for the R_{INFLT}, C_{FLT}, L1, L2, L3, and L4. These pads can be useful in debug during EMI/EMC testing and can save iteration of board layout.

11.2 Layout Example




Figure 11-1. Layout Recommendation for the LDC5072-Q1



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 14-Feb-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| LDC5072EPWRQ1 | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 160 | LDC5072 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LDC5072EPWRQ1 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2024



*All dimensions are nominal

| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| I | LDC5072EPWRQ1 | TSSOP | PW | 16 | 2000 | 350.0 | 350.0 | 43.0 |



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated