







ISO3086T

ZHCS029E - JANUARY 2011 - REVISED AUGUST 2023

ISO3086T 具有集成变压器驱动器的隔离式 5V RS-485 收发器

1 特性

- 符合或超出 TIA/EIA-485-A 的要求
- 信号传输速率高达 20Mbps
- 1/8 单位负载,一条总线上多达 256 个节点
- 热关断保护
- 效率典型值 > 60% (I_{LOAD} = 100mA) 参阅 **SLUU469**
- 低总线电容:7pF(典型值)
- 50kV/µs 瞬态抗扰度(典型值)
- 针对总线开路、短路及空闲状态的失效防护接收器
- 逻辑输入为 5V 容限
- 总线引脚 ESD 保护
 - 总线引脚与 GND2 之间的 11kV HBM
 - 总线引脚与 GND1 之间的 6kV HBM
- 安全及管理批准
 - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标 准的 4242V_{PK} 基本绝缘
 - 符合 UL 1577 标准且长达 1 分钟的 2500V_{RMS}
 - CSA 组件验收通知 5A、IEC 60950-1 和 IEC 61010-1 标准

2 应用

- 隔离式 RS-485/RS-422 接口
- 工厂自动化
- 电机/运动控制
- HVAC 及楼宇自动化网络
- 联网安检站

3 说明

ISO3086T 是一款隔离式差分线路收发器,集成有用于 为隔离变压器提供一次侧电压的振荡器输出。该器件是 面向 RS-485 和 RS422 应用的全双工差分线路收发 器,可以很容易地针对半双工操作进行配置 (只需将 11 脚连接至 14 脚、12 脚连接至 13 脚即可)。

这类器件非常适合于长传输线路,因为此时接地环路被 断开以提供大得多的共模电压范围。经测试,该器件的 对称隔离栅可在总线收发器和逻辑电平接口之间提供符 合 VDE 标准且长达 1 分钟的 4242V_{PK} 隔离。


所有带连线的 I/O 都容易遭受来自各种信号源的电瞬态 噪声。这些瞬态噪声如果具有足够的幅度和持续时间, 就有可能导致收发器和/或邻近的敏感电路受到损坏。 此类隔离器件能够显著地提高保护水平并降低昂贵控制 电路受损的风险。

ISO3086T 的规定使用温度范围为 - 40℃ 至 85℃。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
ISO3086T	SOIC (16)	10.30mm x 7.50mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用电路



Table of Contents

特性	1	7 Parameter Measurement Information	16
2 应用	1	8 Detailed Description	20
3 说明		8.1 Overview	20
Revision History		8.2 Functional Block Diagram	20
Pin Configuration and Functions		8.3 Device Functional Modes	<mark>2</mark> 1
Specifications		9 Application and Implementation	24
6.1 Absolute Maximum Ratings		9.1 Application Information	<mark>2</mark> 4
6.2 ESD Ratings		9.2 Typical Application	24
6.3 Recommended Operating Conditions		10 Power Supply Recommendations	<mark>2</mark> 7
6.4 Thermal Information		11 Layout	28
6.5 Power Ratings		11.1 Layout Guidelines	
6.6 Insulation Specifications		11.2 Layout Example	29
6.7 Safety-Related Certifications		12 Device and Documentation Support	30
6.8 Safety Limiting Values		12.1 Documentation Support	
6.9 Electrical Characteristics: Driver		12.2 接收文档更新通知	30
6.10 Electrical Characteristics: Receiver		12.3 支持资源	
6.11 Transformer Driver Characteristics		12.4 Trademarks	
6.12 Supply Current		12.5 静电放电警告	
6.13 Switching Characteristics: Driver		12.6 术语表	
6.14 Switching Characteristics: Receiver		13 Mechanical, Packaging, and Orderable	
6.15 Insulation Characteristics Curves		Information	30
6.16 Typical Characteristics			
4 Davidska i Hatama			
1 Revision History			

注:以前版本的负码可能与当前版本的负码个同

Changes fr	T了整个文档中的表格、图和交叉参考的编号格式			
更新了整	整个文档中的表格、图和交叉参考的编号格式	1		
 Updated 	Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to praccurate system-level thermal calculations	de more		
Changes fr	rom Revision C (July 2011) to Revision D (October 2015)	Page		
添加了特	寺性项"符合或超出 TIA/EIA-485 的要求"	1		
• 将 VDE	标准更改为 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	1		
 添加了引 	引 <i>脚配置和功能</i> 部分、ESD 等级 表、特性说明 部分、器件功能模式、应用和实施 部分、	电源相关建		
议 部分、	、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1		
Changes fr	rom Revision * (January 2011) to Revision A (March 2011)	Page		
 更改了特 	寺性和说明	1		
Added	图 9-2 Typical Application Circuit	3		

Product Folder Links: ISO3086T

Submit Document Feedback



5 Pin Configuration and Functions




图 5-1. DW Package 16-Pin SOIC Top View

表 5-1. Pin Functions

	PIN		PIN I/O		DESCRIPTION
NAME	NO.	"0	DESCRIPTION		
Α	14	I	Non-inverting Receiver Input		
В	13	I	verting Receiver Input		
D1	1	0	ansformer Driver Terminal 1, Open Drain Output		
D2	2	0	sformer Driver Terminal 2, Open Drain Output		
D	8	I	er Input		
DE	7	I	er Enable Input		
GND1	3	_	c-side Ground		
GND2	9, 15	_	-side Ground. Both pins are internally connected.		
NC	10	_	Connect. This pin is not connected to any internal circuitry.		
R	5	0	Receiver Output		
RE	6	I	Receiver Enable Input. This pin has complementary logic.		
V _{CC1}	4	_	Logic-side Power Supply		
V _{CC2}	16	_	Bus-side Power Supply		
Υ	11	0	Non-inverting Driver Output		
Z	12	0	Inverting Driver Output		



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC} (2)	Supply voltage, V _{CC1} , V _{CC2}	-0.3	6	V
V_A , V_B , V_Y , V_Z	Voltage at any bus I/O terminal (A,B,Y,Z)	-9	14	V
V _{D1} , V _{D2}	Voltage at D1, D2		14	V
V _(TRANS)	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω , see Figure 27)	-50	50	V
VI	Voltage input at any D, DE or RE terminal	-0.5	6	V
Io	Receiver output current	-10	10	mA
I _{D1} , I _{D2}	Transformer Driver Output Current		450	mA
TJ	Junction temperature		150	$^{\circ}$
T _{STG}	Storage temperature	-65	150	$^{\circ}$

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)		Bus pins and GND1	±6000	V
V _(ESD)	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND2	±11000	V
V _(ESD)		All pins	±4000	V
V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		±1500	V
V _(ESD)	Machine model (MM), ANSI/ ESDS5.2-1996		±200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC1}	Logic-side supply voltage - 3.3V operation	3	3.3	3.6	V
V _{CC1}	Logic-side supply voltage - 5 V operation	4.5	5	5.5	V
V _{CC2}	Bus-side supply voltage	4.5	5	5.5	V
V _{IC}	Voltage at any bus terminal (separately or common-mode)	-7		12	V
V _{IH}	High-level input voltage (RE inputs)	2		V _{CC1}	V
V _{IH}	High-level input voltage (D, DE inputs)	0.7*V _{CC}			V
V _{IL}	Low-level input voltage (RE inputs)	0		0.8	V
V _{IL}	Low-level input voltage (D, DE inputs)	0		0.3*V _{CC}	V
V _{ID}	Differential input voltage, A with respect to B	-12		12	V
V _{ID}	Differential input voltage, Dynamic	See	Figure 16		V
R _L	Differential load resistance	54	60		Ω
I _O	Output current, Driver	-60		60	mA

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

4

⁽²⁾ All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com.cn

		MIN	TYP	MAX	UNIT
Io	Output current, Receiver	-8		8	mA
T _A	Operating ambient temperature	-40		85	°C
1/t _{UI}	Signaling Rate			20	Mbps



6.4 Thermal Information

		ISO308x	
	THERMAL METRIC(1)	DW (SOIC)	UNIT
		16 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	80.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	43.8	°C/W
R _{θ JB}	Junction-to-board thermal resistance	49.7	°C/W
ψ JT	Junction-to-top characterization parameter	13.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	41.4	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)	$V_{CC1} = V_{CC2} = 5.5V$, $T_J = 150^{\circ}C$, $R_L = 54\Omega$, $C_L = 50$ pF (Driver), $C_L = 15$ pF (Receiver),Input a 10 MHz 50% duty cycle square wave to Driver and Receiver			490	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
	PARAIVIETER	TEST CONDITIONS	DW-16	UNII
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	8	um
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group	According to IEC 60664-1	II	
	Overvoltege esteron, per IEC 60664.4	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-III	1
DIN EN	IEC 60747-17 (VDE 0884-17) (2)		<u> </u>	
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t= 1 s (100% production)	4242	V _{PK}
q _{pd}	Apparent charge ⁽³⁾	Method b; At routine test (100% production) $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1 \text{ s}$; $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1 \text{ s}$	≤5	pC
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 x sin (2 π ft), f = 1 MHz	2	pF
Cı	Input capacitance to ground	$V_{I} = V_{CC}/2 + 0.4 \times \sin(2 \pi \text{ ft}), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$	2	pF
_		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	<u> </u>
R _{IO}	Isolation resistance ⁽⁴⁾	V _{IO} = 500 V, T _S = 150°C	>10 ¹²	Ω
	Pollution degree		2	
	Climatic category		40/085/21	
UL 1577	7		1	

Product Folder Links: ISO3086T

Submit Document Feedback

	PARAMETER	TEST CONDITIONS	VALUE DW-16	UNIT
V _{ISO}		$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$, t = 1 s (100% production)	2500	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 60950-1 and IEC 61010-1	Approved under UL 1577 Component Recognition Program
Basic insulation Maximum Transient Isolation Voltage, 4242 V_{PK} Maximum Surge Isolation Voltage, 4000 V_{PK} Maximum Repetitive Peak Isolation Voltage, 566 V_{PK}	$3000~V_{RMS}$ Isolation Rating; Reinforced insulation per CSA 61010-1 and IEC 61010-1 150 V_{RMS} working voltage; Basic insulation per CSA 61010-1 and IEC 61010-1 600 V_{RMS} working voltage; Basic insulation per CSA 60950-1 and IEC 60950-1 760 V_{RMS} working voltage	Single protection, 2500 V _{RMS}
Certificate number: 40047657	Master contract number: 220991	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 P	ACKAGE					
Is	Safety input, output, or supply current	$R_{\theta JA} = 80.5$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			282	mA
T _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.9 Electrical Characteristics: Driver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I _O = 0 mA, no load	3	4.3	V _{CC2}	V
	Driver differential-output voltage	R_L = 54 Ω, See Figure 17	1.5	2.3		V
V _{OD}	magnitude	R_L = 100 Ω (RS-422), See Figure 17	2	2.3		V
		V _{test} from - 7 V to +12 V, See Figure 18	1.5			V
Δ V _{OD}	Change in differential output voltage between two states	See Figure 17 and Figure 18	- 200		200	mV
V _{OC(SS)}	Common-mode output voltage		1	2.6	3	V
Δ V _{OC(SS)}	change in steady-state common-mode output voltage between two states	See Figure 19	- 100		100	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			0.5		V
I ₁	Input current	D, DE, VI at 0 V or V _{CC1}	- 10		10	μΑ
I _{OZ}	High-impedance state output current	V_Y or V_Z = 12 V, V_{CC2} = 0 V or 5 V, DE = 0 V, Other input at 0 V			1	μA
I _{OZ}	High-impedance state output current	V_Y or V_Z = -7 V, V_{CC2} = 0 V or 5 V, DE = 0 V, Other input at 0 V	-1			μΑ
I _{OS}	Short-circuit output current	V _A or V _B at -7 V, Other input at 0 V	- 200		200	mA
Ios	Short-circuit output current	V _A or V _B at 12 V, Other input at 0 V	- 200		200	mA
СМТІ	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 14 and Figure 15	25	50		kV/μs

6.10 Electrical Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$		-85	- 10	mV
V _{IT} -	Negative-going input threshold voltage	I _O = 8 mA	- 200	-115		mV
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			30		mV
V	High-level output voltage	V_{ID} = 200 mV, I_{O} = -8 mA, 3.3 V V_{CC1}	V _{CC1} - 0.4	3.1		V
V _{OH}	High-level output voltage	V_{ID} = 200 mV, I_{O} = -8 mA, 5 V V_{CC1}	4	4.8		V
V _{OL}	Low-level output voltage	V_{ID} = -200 mV, I_{O} = 8 mA, 3.3 V V_{CC1}		0.15	0.4	V
VOL	Low-level output voltage	V_{ID} = -200 mV, I_{O} = 8 mA, 5 V V_{CC1}		0.15	0.4	V
I _{OZ}	Output high-impedance current on the R pin	V _I = -7 to 12 V, Other input = 0 V	- 1		1	μΑ
		V _A or V _B = 12 V, Other input at 0 V		0.04	0.1	mA
l _l	Due in autonomout	V _A or V _B = 12 V, VCC = 0, Other input at 0 V		0.06	0.13	mA
	Bus input current	V _A or V _B = -7 V, Other input at 0 V	-0.1	-0.04		mA
		V _A or V _B = -7 V, V _{CC} = 0, Other input at 0 V	-0.05	-0.03		mA
I _{IH}	High-level input current, RE	V _{IH} = 2 V	-10		10	μΑ

Submit Document Feedback

www.ti.com.cn

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I _{IL}	Low-level input current, RE	V _{IL} = 0.8 V	-10	10	μΑ
R _{ID}	Differential input resistance	A, B	96		kohm
C _{ID}	Differential input capacitance	V _I = 0.4 sin (4E6 π t) + 0.5 V		7	pF

6.11 Transformer Driver Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OSC}	Oscillator frequency	V _{CC1} = 5 V ± 10%, D1 and D2 connected to transformer	350	450	610	kHz
f _{OSC}	Oscillator frequency	V _{CC1} = 3.3 V ± 10%, D1 and D2 connected to transformer	300	400	550	kHz
R _{ON}	Switch on resistance	D1 and D2 connected to 50 Ω pullup resistors		1	2.5	ohm
t _{r_D}	D1, D2 output rise time	V _{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors	80		ns	
t _{r_D}	D1, D2 output rise time	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50- Ω pullup resistors		70		ns
t _{f_D}	D1, D2 output fall time	V _{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50- Ω pullup resistors		55		ns
t _{f_D}	D1, D2 output fall time	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50- Ω pullup resistors	80			ns
f _{St}	Startup frequency	V _{CC1} = 2.4 V, D1 and D2 connected to transformer	er 350			kHz
t _{BBM}	Break before make time delay	V_{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50- Ω pullup resistors	38		ns	
t _{BBM}	Break before make time delay	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50- Ω pullup resistors	140		ns	



6.12 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DRIVER ENABLED, RECEIVER DISABLED						
I _{CC1} ⁽¹⁾	Logic-side supply current, RE at 0 V or V _{CC} , DE at 0 V or VC _{C1} , 3.3-V V _{CC1}		5	8	mA	
I _{CC1} (1)	Logic-side supply current, RE at 0 V or V _{CC} , DE at 0 V or V _{CC1} , 5-V V _{CC1}		7	12	mA	
I _{CC2} (1)	Bus-side supply current, RE at 0 V or V _{CC} , DE at 0 V, No load		10	15	mA	
I _{CC2} (1)	Bus-side supply current, RE at 0 V or V _{CC} , DE at V _{CC1} , No load		10	15	mA	
СМТІ	Common-mode transient immunity, See Figure 28, V _I = V _{CC1} or 0 V	25	50		kV/μs	

⁽¹⁾ I_{CC1} and I_{CC2} are measured when device is connected to external power supplies, V_{CC1} and V_{CC2} . In this case, D1 and D2 are open and disconnected from external transformer.

Product Folder Links: ISO3086T

6.13 Switching Characteristics: Driver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
20-Mbps						
t _{PHL} , t _{PLH}	Propagation delay	See Figure 20		25	45	ns
PWD	Pulse width distortion ⁽¹⁾ , t _{PHL} - t _{PLH}	See Figure 20		1	7.5	ns
t _R , t _F	Differential output signal rise time and fall time	See Figure 20		7	15	ns
t _{PZH} , t _{PZL}	Propagation delay, high-impedance-tohigh-level output and high-impedance-tolow-level output	See Figure 21, DE at 0 V		25	55	ns
t _{PHZ} , t _{PLZ}	Propagation delay, high-level-to-highimpedance output and low-level to highimpedance output	See Figure 22, DE at 0 V		25	55	ns

⁽¹⁾ Also known as pulse skew.

6.14 Switching Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
20-Mbps						
t _r , t _f	Differential output rise time and fall time	See Figure 24		1		ns
t _{PHL} , t _{PLH}	Propagation delay	See Figure 24		103	125	ns
PWD	Pulse Skew, t _{PHL} - t _{PLH}	See Figure 24		3	15	ns
t _{PHZ} , t _{PZH}	Propagation delay, high-level-tohigh- impedance output and highimpedance-to- high-level output	See Figure 25, DE at 0 V		11	22	ns
t _{PZL} , t _{PLZ}	Propagation delay, highimpedance-to- low-level output and low-level-to-high-impedance output	See Figure 26, DE at 0 V		11	22	ns

6.15 Insulation Characteristics Curves




图 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package



6.16 Typical Characteristics




图 6-4. Driver Propagation Delay vs Free-Air Temperature

6.16 Typical Characteristics (continued)




图 6-6. Receiver Propagation Delay vs Free-Air Temperature





图 6-7. Receiver Propagation vs Free-Air Temperature







图 6-9. Driver Rise, Fall Time vs Free-Air Temperature



6.16 Typical Characteristics (continued)



6.16 Typical Characteristics (continued)




图 6-14. Receiver Low-Level Output Current vs Low-Level Output Voltage




图 6-15. Input Bias Current vs Bus Input Voltage




图 6-16. Differential Output Voltage vs Free-Air Temperature





图 6-17. Recommended Minimum Differential Input Voltage vs Signaling Rate



7 Parameter Measurement Information







图 7-1. Driver V_{OD} Test and Current Definitions

图 7-2. Driver V_{OD} With Common-Mode Loading Test Circuit







图 7-3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage






图 7-4. Driver Switching Test Circuit and Voltage Waveforms




图 7-5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms

Submit Document Feedback




图 7-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




图 7-7. Receiver Voltage and Current Definitions




图 7-8. Receiver Switching Test Circuit and Waveforms




图 7-9. Receiver Enable Test Circuit and Waveforms, Data Output High






图 7-10. Receiver Enable Test Circuit and Waveforms, Data Output Low




图 7-11. Transient Over-Voltage Test Circuit




图 7-12. Common-Mode Transient Immunity Test Circuit




图 7-13. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

8 Detailed Description


8.1 Overview

ISO3086T is an isolated full-duplex differential transceiver with integrated transformer driver. The integrated transformer driver supports elegant secondary power supply design. This device is rated to provide galvanic isolation up to 4242 V_{PK} per VDE and 2500 V_{RMS} per UL. It has active-high driver enable and active-low receiver enable to control the data flow. It is suitable for data transmission up to 20 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

8.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.3 Device Functional Modes

 $\frac{1}{8}$ 8-1 and $\frac{1}{8}$ 8-2 are the function tables for the ISO3086T driver and receiver.

表 8-1. Driver Function Table

- PC O II Z III O II O II O II O II O II O						
INPUT	ENABLE	OUTPUTS				
(D)	(DE)	Y	Z			
Н	Н	Н	L			
L	Н	L	Н			
X	L	hi-Z	hi-Z			
X	OPEN	hi-Z	hi-Z			
OPEN	Н	Н	L			

表 8-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT
$V_{ID} = (V_A - V_B)$	(RE)	(R)
- 0.01 V ≤ V _{ID}	L	Н
- 0.2 V < V _{ID} - 0.01 V	L	?
$V_{ID} \leqslant -0.2 V$	L	L
X	Н	hi-Z
X	OPEN	hi-Z
Open circuit	L	Н
Short Circuit	L	Н
Idle (terminated) bus	L	Н



8.3.1 Device I/O Schematics




图 8-1. Equivalent Circuit Schematics




图 8-2. Equivalent Circuit Schematics

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The ISO308T consists of an RS-485 transceiver commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. To eliminate line reflections, each cable end is terminated with a termination resistor, R(T), whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




图 9-1. Half-Duplex Transceiver Configurations

9.2 Typical Application




图 9-2. Typical Application Circuit

Submit Document Feedback

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

表 9-1. Design Parameters

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 k Ω to 10 k Ω
Decoupling Capacitors	100 nF

9.2.2 Detailed Design Procedure

9.2.2.1 Transient Voltages

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of the ISO3086T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$$
(1)

If the ISO3086T are tested as a stand-alone device, R_{IN} = 6 × 10⁴ Ω , C_{IN} = 16 × 10⁻¹² F, R_{ISO} = 10⁹ Ω and C_{ISO} = 10⁻¹² F.

In 图 9-3 the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, use 方程式 2, or essentially all of noise appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4}$$
 (2)

At very high frequency, 方程式 3 is true, and 94% of V_N appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$
(3)

As long as R_{ISO} is greater than R_{IN} and C_{ISO} is less than C_{IN} , most of transient noise appears across the isolation barrier, as it should.

TI recommends not testing equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.






图 9-3. Noise Model

9.2.3 Application Curve

At maximum working voltage, ISO3086T isolation barrier has more than 28 years of life.




图 9-4. Time-Dependent Dielectric Breakdown Test Results



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a $0.1-\mu F$ bypass capacitor at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

Product Folder Links: ISO3086T



11 Layout

11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see 🗵 11-1).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V_{CC} and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1-µF bypass capacitors as close as possible to the V_{CC}-pins of transceiver, UART, and controller ICs
 on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.

备注

For detailed layout recommendations, see Application Note Digital Isolator Design Guide, SLLA284.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: ISO3086T



11.2 Layout Example




图 11-1. Recommended Layer Stack



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolated, Full-Duplex, 20-Mbps, 3.3-V to 5-V RS-485 Interface reference guide
- · Texas Instruments, Digital Isolator Design Guide application report
- · Texas Instruments, Isolation Glossary application report

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ISO3086T

www.ti.com 31-Aug-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO3086TDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	
ISO3086TDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3086TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2023




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	ISO3086TDWR	SOIC	DW	16	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO3086TDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司