











DS92LV2411, DS92LV2412

SNLS302E - MAY 2010 - REVISED FEBRUARY 2015

DS92LV241x 5 to 50 MHz 24-Bit Channel Link II Serializer And Deserializer

Features

- 24-Bit Data, 3-Bit Control, 5 to 50 MHz Clock
- Application Payloads up to 1.2 Gbps
- AC Coupled Interconnects: STP up to 10 m or Coax 20+ m
- 1.8 V or 3.3 V Compatible LVCMOS I/O Interface
- Integrated Terminations on Ser and Des
- AT-SPEED BIST Mode and Reporting Pin
- Configurable by Pins or I2C Compatible Serial Control Bus
- Power Down Mode Minimizes Power Dissipation
- >8 kV HBM ESD Rating

SERIALIZER — DS92LV2411

- Supports Spread Spectrum Clocking (SSC) on Inputs
- Data Scrambler for Reduced EMI
- DC-Balance Encoder for AC Coupling
- Selectable Output V_{OD} and Adjustable Deemphasis

DESERIALIZER — DS92LV2412

- Random Data Lock; no Reference Clock Required
- Adjustable Input Receiver Equalization
- LOCK (Real Time Link Status) Reporting Pin
- Selectable Spread Spectrum Clock Generation (SSCG) and Output Slew Rate Control (OS) to Reduce EMI

2 Applications

- Embedded Video and Display
- Medical Imaging
- **Factory Automation**
- Office Automation Printer, Scanner
- Security and Video Surveillance
- General Purpose Data Communication

3 Description

The DS92LV2411 (Serializer) and DS92LV2412 (Deserializer) chipset translates a parallel 24-bit LVCMOS data interface into a single high-speed CML serial interface with embedded clock information. This single serial stream eliminates skew issues between clock and data, reduces connector size and interconnect cost for transferring a 24-bit, or less, bus over FR-4 printed circuit board backplanes, differential or coax cables.

In addition to the 24-bit data bus interface, the DS92LV2411/12 also features a 3-bit control bus for slow speed signals. This allows implementing video and display applications with up to 24-bits per pixel (RGB888).

Programmable transmit de-emphasis, equalization, on-chip scrambling and DC balancing enables long distance transmission over lossy cables and backplanes. The DS92LV2412 automatically locks to incoming data without an external reference clock or special sync patterns, providing easy "plugand-go" or "hot plug" operation. EMI is minimized by the use of low voltage differential signaling, receiver drive strength control, and spread spectrum clocking capability.

The DS92LV2411/12 chipset is programmable though an I2C interface as well as through Pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.

The DS92LV2411 is offered in a 48-Pin WQFN and the DS92LV2412 is offered in a 60-Pin WQFN package. Both devices operate over the full industrial temperature range of -40°C to +85°C.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS92LV2411	WQFN (48)	7.00 mm × 7.00 mm
DS92LV2412	WQFN (60)	9.00 mm × 9.00 mm

4 Typical Application Schematic






Table of Contents

1	Features 1		8.1 Overview	22
2	Applications 1		8.2 Functional Block Diagrams	22
3	Description 1		8.3 Feature Description	23
4	Typical Application Schematic1		8.4 Device Functional Modes	34
5	Revision History		8.5 Programming	34
6			8.6 Register Maps	37
	Pin Configuration and Functions	9	Applications and Implementation	40
7	Specifications		9.1 Application Information	40
	7.1 Absolute Maximum Ratings		9.2 Typical Applications	40
	7.2 ESD Ratings	10	Power Supply Recommendations	44
	7.3 Recommended Operating Conditions	11	Layout	
	7.4 Thermal Information		11.1 Layout Guidelines	
	7.5 Serializer DC Electrical Characteristics		11.2 Layout Example	
	7.6 Deserializer DC Electrical Characteristics	12	Device and Documentation Support	
	7.7 DC and AC Serial Control Bus Characteristics 13	12	12.1 Related Links	
	7.8 Recommended Timing For The Serial Control Bus 14		12.2 Trademarks	
	7.9 Recommended Serializer Timing For CLKIN 18		12.3 Electrostatic Discharge Caution	
	7.10 Serializer Switching Characteristics		12.4 Glossary	
	7.11 Deserializer Switching Characteristics 20	40		41
	7.12 Typical Characteristics	13	Mechanical, Packaging, and Orderable	47
8	Detailed Description 22		Information	47


5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision D (April 2014) to Revision E	Page
•	Changed "Terminal" terminology back to "Pin"	1
•	Added statement about checkerboard pattern from deserializer data output when in BIST mode	32
•	Added note that BISTEN pin must be high and REG = 0 to use BIST mode.	32
<u>.</u>	Changed deserializer Reg 0x02[6] definition to match correct OSS_SEL behavior	38
Cł	nanges from Revision C (April 2013) to Revision D	Page
•	Added Handling Ratings and Thermal Characteristics and updated datasheet to new layout	1
•	Changed Serializer Supply current power down test condition from V _{DDIO} from 13.6V to 3.6V	12
•	Added DC to "Deserializer Electrical Characteristics"	12
•	Changed typical value to 36mA instead of 37mA	12
•	Changed Test condition of V _{OUT} for determining I _{OZ}	12
•	Added max value for V _{IL} when using 1.8V I/O LVCMOS	12
•	Changed IOL from 3mA to 1.25mA	
•	Changed parentheses location of UI equation for clarification	20
•	Added characteristic graphics for serializer CML driver output and deserializer LVCMOS clock output	21
	Added applications graphics of the serializer output with and without de-emphasis	43
•		



6 Pin Configuration and Functions



Pin Functions, DS92LV2411 Serializer⁽¹⁾

Fill Full Culculus, D332LV2411 Serializer				
PIN		TYPE	DESCRIPTION	
NAME	NO.	IIFE	DESCRIPTION	
LVCMOS PA	ARALLEL INTER	FACE		
CI1	5	I, LVCMOS w/ pull-down	Control Signal Input For Display/Video Application: Cl1 = Data Enable Input Control signal pulse width must be 3 clocks or longer to be transmitted when the Control Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting.	
CI2	3	I, LVCMOS w/ pull-down	Control Signal Input For Display/Video Application: CI2 = Horizontal Sync Input Control signal pulse width must be 3 clocks or longer to be transmitted when the Control Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting.	
CI3	4	I, LVCMOS w/ pull-down	Control Signal Input For Display/Video Application: Cl3 = Vertical Sync Input Cl3 is limited to 1 transition per 130 clock cycles. Thus, the minimum pulse width allowed is 130 clock cycle wide.	

⁽¹⁾ NOTE: 1 = HIGH, 0 = LOW

The VDD (V_{DDn} and V_{DDlO}) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB Pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage.



Pin Functions, DS92LV2411 Serializer⁽¹⁾ (continued)

PIN					
NAME	NO.	TYPE	DESCRIPTION		
CLKIN	10	I, LVCMOS w/ pull-down	Clock Input Latch/data strobe edge set by RFB Pin.		
DI[7:0]	34, 33, 32, 29, 28, 27, 26, 25	I, LVCMOS w/ pull-down	Parallel Interface Data Input Pins For 8-bit RED Display: DI7 = R7 – MSB, DI0 = R0 – LSB.		
DI[15:8]	42, 41, 40, 39, 38, 37, 36, 35	I, LVCMOS w/ pull-down	Parallel Interface Data Input Pins For 8-bit GREEN Display: DI15 = G7 - MSB, DI8 = G0 - LSB.		
DI[23:16]	2, 1, 48, 47, 46, 45, 44, 43	I, LVCMOS w/ pull-down	Parallel Interface Data Input Pins For 8-bit BLUE Display: DI23 = B7 - MSB, DI16 = B0 - LSB.		
CONTROL A	ND CONFIGURA	ATION			
BISTEN	31	I, LVCMOS w/ pull-down	BIST Mode — Optional BISTEN = 0, BIST is disabled (normal operation) BISTEN = 1, BIST is enabled		
CONFIG[1: 0]	13, 12	I, LVCMOS w/ pull-down	00: Control Signal Filter DISABLED. Interfaces with DS92LV2412 or DS92LV0412 01: Control Signal Filter ENABLED. Interfaces with DS92LV2412 or DS92LV0412 10: Reverse compatibility mode to interface with the DS90UR124 or DS99R124Q 11: Reverse compatibility mode to interface with the DS90C124		
De-Emph	23	I, Analog w/ pull-up	De-Emphasis Control De-Emph = open (float) - disabled To enable De-emphasis, tie a resistor from this Pin to GND or control via register. See Table 2. This can also be controlled by I2C register access.		
ID[x]	6	I, Analog	I2C Serial Control Bus Device ID Address Select — Optional Resistor to Ground and 10 $k\Omega$ pull-up to 1.8V rail. See Table 11.		
PDB	21	I, LVCMOS w/ pull-down	Power-down Mode Input PDB = 1, Ser is enabled (normal operation). Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section. PDB = 0, Ser is powered down When the Ser is in the power-down state, the driver outputs (DOUT+/-) are both logic high, the PLL is shutdown, IDD is minimized. Control Registers are RESET .		
RES[2:0]	18, 16, 15	I, LVCMOS w/ pull-down	Reserved - tie LOW		
RFB	11	I, LVCMOS w/ pull-down	Clock Input Latch/Data Strobe Edge Select RFB = 1, parallel interface data and control signals are latched on the rising clock edge. RFB = 0, parallel interface data and control signals are latched on the falling clock edge. This can also be controlled by I2C register access.		
SCL	8	I, LVCMOS Open Drain	I2C Serial Control Bus Clock Input - Optional SCL requires an external pull-up resistor to 3.3V.		
SDA	9	I/O, LVCMOS Open Drain	I2C Serial Control Bus Data Input / Output - Optional SDA requires an external pull-up resistor 3.3V.		
VODSEL	24	I, LVCMOS w/ pull-down	Differential Driver Output Voltage Select VODSEL = 1, CML VOD is ±420 mV, 840 mVp-p (typ) — long cable / De-Emph applications VODSEL = 0, CML VOD is ±280 mV, 560 mVp-p (typ) — short cable (no De-emph), low power mode. This is can also be control by I2C register.		

Submit Documentation Feedback


Copyright © 2010–2015, Texas Instruments Incorporated



Pin Functions, DS92LV2411 Serializer⁽¹⁾ (continued)

PIN		TVDE	DECORPOTION		
NAME	NO.	TYPE	DESCRIPTION		
CHANNEL-L	CHANNEL-LINK II — CML SERIAL INTERFACE				
DOUT-	19	O, CML	Inverting Output. The output must be AC Coupled with a 0.1 µF capacitor.		
DOUT+	20	O, CML	Non–Inverting Output. The output must be AC Coupled with a 0.1 µF capacitor.		
POWER AND	GROUND	•			
GND	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connect to the ground plane (GND) with at least 9 vias.		
VDDHS	17	Power	TX High Speed Logic Power, 1.8 V ±5%		
VDDIO	30	Power	LVCMOS I/O Power, 1.8 V ±5% OR 3.3 V ±10%		
VDDL	7	Power	Logic Power, 1.8 V ±5%		
VDDP	14	Power	PLL Power, 1.8 V ±5%		
VDDTX	22	Power	Output Driver Power, 1.8 V ±5%		





Pin Functions, DS92LV2412 Deserializer (1)

Till Tallottollo, Booleve-12 Boolitailed				
PIN		TYPE	DESCRIPTION	
NAME	NO.	1172	DESCRIPTION	
LVCMOS PARA	LLEL INTER	FACE		
CLKOUT	5	O, LVCMOS	Pixel Clock Output In power-down (PDB = 0), output is controlled by the OSS_SEL Pin (See Table 6). Data strobe edge set by RFB.	
CO1	6	O, LVCMOS	Control Signal Output For Display/Video Application: CO1 = Data Enable Output Control signal pulse width must be 3 clocks or longer to be transmitted when the Control Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting. In power-down (PDB = 0), output is controlled by the OSS_SEL Pin (See Table 6).	

(1) NOTE: 1 = HIGH, 0 = LOW

The VDD (V_{DDn} and V_{DDlO}) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB Pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Pin Functions, DS92LV2412 Deserializer (1) (continued)

PIN	PIN					
NAME	NO.	TYPE	DESCRIPTION			
CO2	8	O, LVCMOS	Control Signal Output For Display/Video Application: CO2 = Horizontal Sync Output Control signal pulse width must be 3 clocks or longer to be transmitted when the Control Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting. In power-down (PDB = 0), output is controlled by the OSS_SEL Pin (See Table 6).			
CO3	7	O, LVCMOS	Control Signal Output For Display/Video Application: CO3 = Vertical Sync Output CO3 is different than CO1 and CO2 because it is limited to 1 transition per 130 clock cycles. Thus, the minimum pulse width allowed is 130 clock cycle wide. The CONFIG[1:0] Pins have no affect on CO3 signal In power-down (PDB = 0), output is controlled by the OSS_SEL Pin (See Table 6).			
DO[7:0]	33, 34, 35, 36, 37, 39, 40, 41	I, STRAP, O, LVCMOS	Parallel Interface Data Output Pins For 8-bit RED Display: DO7 = R7 - MSB, DO0 = R0 - LSB. In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 6). These Pins are inputs during power-up (See STRAP Inputs).			
DO[15:8]	20, 21, 22, 23, 25, 26, 27, 28	I, STRAP, O, LVCMOS	Parallel Interface Data Output Pins For 8-bit GREEN Display: DO15 = G7 - MSB, DO8 = G0 - LSB. In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 6). These Pins are inputs during power-up (See STRAP Inputs).			
DO[23:16]	9, 10, 11, 12, 14, 17, 18, 19	I, STRAP, O, LVCMOS	Parallel Interface Data Input Pins For 8-bit BLUE Display: DO23 = B7 - MSB, DO16 = B0 - LSB. In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 6). These Pins are inputs during power-up (See STRAP Inputs).			
LOCK	32	O, LVCMOS	LOCK Status Output LOCK = 1, PLL is Locked, outputs are active LOCK = 0, PLL is unlocked, DO[23:0], CO1, CO2, CO3 and CLKOUT output states are controlled by OSS_SEL (See Table 6). May be used as Link Status or to flag when Video Data is active (ON/OFF).			
PASS	42	O, LVCMOS	PASS Output (BIST Mode) PASS = 1, error free transmission PASS = 0, one or more errors were detected in the received payload Route to test point for monitoring, or leave open if unused.			
CONTROL AND	CONFIGURA	ATION — STRA	P PINS (2)			
CONFIG[1:0]	10 [DO22], 9 [DO23]	STRAP I, LVCMOS w/ pull-down	00: Control Signal Filter DISABLED. Interfaces with DS92LV2411 or DS92LV0411 01: Control Signal Filter ENABLED. Interfaces with DS92LV2411 or DS92LV0411 10: Reverse compatibility mode to interface with the DS90UR241 or DS99R241 11: Reverse compatibility mode to interface with the DS90C241			
EQ[3:0]	20 [DO15], 21 [DO14], 22 [DO13], 23 [DO12]	STRAP I, LVCMOS w/ pull-down	Receiver Input Equalization (See Table 3). This can also be controlled by I2C register access.			
LF_MODE	12 [DO20]	STRAP I, LVCMOS w/ pull-down	SSCG Low Frequency Mode Only required when SSCG is enabled, otherwise LF_MODE condition is a DON'T CARE (X). LF_MODE = 1, SSCG in low frequency mode (CLK = 5-20 MHz) LF_MODE = 0, SSCG in high frequency mode (CLK = 20-50 MHz) This can also be controlled by I2C register access.			
MAP_SEL[1:0]	40[D], 41 [D]	STRAP I, LVCMOS w/ pull-down	Bit mapping reverse compatibility / DS90UR241 Options Pin or Register Control Default setting is b'00.			

⁽²⁾ For a High State, use a 10 k Ω pull up to V_{DDIO} ; for a Low State, the IO includes an internal pull down. The STRAP Pins are read upon power-up and set device configuration. Pin Number listed along with shared data output name in square brackets.



Pin Functions, DS92LV2412 Deserializer (1) (continued)

PIN	I		
NAME	NO.	TYPE	DESCRIPTION
OP_LOW	42 [PASS]	STRAP I, LVCMOS w/ pull-down	Outputs held LOW when LOCK = 1 NOTE: Do not use any other strap options with this strap function enabled OP_LOW = 1: all outputs are held LOW during power up until released by programming OP_LOW release/set register HIGH. NOTE: Before the device is powered up, the outputs are in TRI-STATE See Figure 26 and Figure 27 OP_LOW = 0: all outputs toggle normally as soon as LOCK goes HIGH (default) This can also be controlled by I2C register access.
OS_CLKOUT	11 [DO21]	STRAP I, LVCMOS w/ pull-down	Output CLKOUT Slew Select OS_CLKOUT = 1, Increased CLKOUT slew rate OS_CLKOUT = 0, Normal CLKOUT slew rate (default) This can also be controlled by I2C register access.
OS_DATA	14 [DO19]	STRAP I, LVCMOS w/ pull-down	Output DO[23:0], CO1, CO2, CO3 Slew Select OS_DATA = 1, Increased DO slew rate OS_DATA = 0, Normal DO slew rate (default) This can also be controlled by I2C register access.
OSS_SEL	17 [DO18]	STRAP I, LVCMOS w/ pull-down	Output Sleep State Select OSS_SEL is used in conjunction with PDB to determine the state of the outputs in Power Down (Sleep). (See Table 6). NOTE: OSS_SEL STRAP CANNOT BE USED IF OP_LOW = 1 This can also be controlled by I2C register access.
RFB	18 [DO17]	STRAP I, LVCMOS w/ pull-down	Clock Output Strobe Edge Select RFB = 1, parallel interface data and control signals are strobed on the rising clock edge. RFB = 0, parallel interface data and control signals are strobed on the falling clock edge. This can also be controlled by I2C register access.
OSC_SEL[2:0]	26 [DO10], 27 [DO9], 28 [DO8]	STRAP I, LVCMOS w/ pull-down	Oscillator Selectl (See Table 7 and Table 8). This can also be controlled by I2C register access.
SSC[3:0]	34 [DO6], 35 [DO5], 36 [DO4], 37 [DO3]	STRAP I, LVCMOS w/ pull-down	Spread Spectrum Clock Generation (SSCG) Range Select (See Table 4 and Table 5). This can also be controlled by I2C register access.
CONTROL AND	CONFIGURA	ATION	
BISTEN	44	I, LVCMOS w/ pull-down	BIST Enable Input — Optional BISTEN = 0, BIST is disabled (normal operation) BISTEN = 1, BIST is enabled
ID[x]	56	I, Analog	I2C Serial Control Bus Device ID Address Select — Optional Resistor to Ground and 10 k Ω pull-up to 1.8V rail. (See Table 11).
NC	1, 15, 16, 30, 31, 45, 46, 60		Not Connected Leave Pin open (float)
PDB	59	I, LVCMOS w/ pull-down	Power Down Mode Input PDB = 1, Des is enabled (normal operation). Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section. PDB = 0, Des is in power-down. When the Des is in the power-down state, the LVCMOS output state is determined by Table 6. Control Registers are RESET.
RES	47	I, LVCMOS w/ pull-down	Reserved - tie LOW
SCL	3	I, LVCMOS Open Drain	I2C Serial Control Bus Clock Input - Optional SCL requires an external pull-up resistor to 3.3V.
SDA	2	I/O, LVCMOS Open Drain	I2C Serial Control Bus Data Input / Output - Optional SDA requires an external pull-up resistor to 3.3V.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Pin Functions, DS92LV2412 Deserializer (1) (continued)

DIM				
PIN	N .	TYPE	DESCRIPTION	
NAME	NO.			
CHANNEL-LIN	K II — CML SE	ERIAL INTERF	ACE	
CMF	51	I, Analog	Common-Mode Filter VCM center-tap is a virtual ground which may be AC coupled to ground to increase receiver common mode noise immunity. Recommended value is 4.7 µF or higher.	
RIN+	49	I, CML	True Input. The input must be AC Coupled with a 0.1 μF capacitor.	
RIN-	50	I, CML	Inverting Input. The input must be AC Coupled with a 0.1 µF capacitor.	
ROUT+	52	O, CML	True Output — Receive Signal after the Equalizer NC if not used or connect to test point for monitor. Requires I2C control to enable.	
ROUT-	53	O, CML	Inverting Output — Receive Signal after the Equalizer NC if not used or connect to test point for monitor. Requires I2C control to enable.	
POWER AND	ROUND ⁽³⁾			
GND	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connected to the ground plane (GND) with at least 9 vias.	
VDDCMLO	54	Power	RX High Speed Logic Power, 1.8 V ± 5%	
VDDIO	13, 24, 38	Power	LVCMOS I/O Power, 1.8 V ± 5% OR 3.3 V ± 10% (V _{DDIO})	
VDDIR	48	Power	Input Power, 1.8 V ±5%	
VDDL	29	Power	Logic Power, 1.8 V ±5%	
VDDPR	57	Power	PLL Power, 1.8 V ±5%	
VDDR	43, 55	Power	RX High Speed Logic Power, 1.8 V ±5%	
VDDSC	4, 58	Power	SSCG Power, 1.8 V ±5%	

⁽³⁾ Power must be supplied to all power Pins for normal operation



7 Specifications

7.1 Absolute Maximum Ratings (1)(2)(3)

	MIN	MAX	UNIT
Supply Voltage – V _{DDn} (1.8 V)	-0.3	2.5	V
Supply Voltage – V _{DDIO}	-0.3	4.0	V
LVCMOS I/O Voltage	-0.3	(VDDIO + 0.3)	V
Receiver Input Voltage	-0.3	(VDD + 0.3)	V
Driver Output Voltage	-0.3	(VDD + 0.3)	V
Junction Temperature		+150	°C
Storage Temperature Range (T _{stg})	- 65	+150	°C

- (1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (2) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
- (3) For soldering specifications, see product folder at www.ti.com and http://www.ti.com/lit/SNOA549

7.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V	
		Machine Model (MM)	±250		
IEC6100	IEC61000–4–2), R_D = 330Ω, C_S = 150pF				
	Electrostatic discharge	Air Discharge (D _{OUT+} , D _{OUT-})	±2500		
\ <u>\</u>		Contact Discharge (D _{OUT+} , D _{OUT-})	±800	V	
V _(ESD)		Air Discharge (R _{IN+} , D _{IN-})	±2500	V	
		Contact Discharge (R _{IN+} , R _{IN-})	±800		

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken. Pins listed as D_{OUT+}, D_{OUT-} or R_{IN+}, D_{IN-} may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken. Pins listed as D_{OUT+}, D_{OUT-} or R_{IN+}, D_{IN-} may actually have higher performance.

7.3 Recommended Operating Conditions

The state of the s				
	MIN	TYP	MAX	UNIT
Supply Voltage (V _{DDn})	1.71	1.8	1.89	V
LVCMOS Supply Voltage (V _{DDIO})	1.71	1.8	1.89	V
OR				
LVCMOS Supply Voltage (V _{DDIO})	3.0	3.3	3.6	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C
Clock Frequency	5		50	MHz
Supply Noise ⁽¹⁾			50	mV_{P-P}

(1) Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the V_{DDn} (1.8V) supply with amplitude = 100 mVp-p measured at the device V_{DDn} Pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 750 kHz. The Des on the other hand shows no error when the noise frequency is less than 400 kHz.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		NKB ⁽³⁾	LINUT
THERMAL METRICY		48 PINS	60 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.1	24.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	4.5	2.8	C/VV

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) Ratings for maximum dissipation capacity (215 mW).
- (3) Ratings for maximum dissipation capacity (478 mW).

7.5 Serializer DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER	TEST CO	NDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT	
LVCMOS	S INPUT DC SPECIFICATION	ONS							
	High Level Input	$V_{DDIO} = 3.0 \text{ to } 3.6 $	/		2.2		V_{DDIO}		
V _{IH}	Voltage	$V_{DDIO} = 1.71 \text{ to } 1.8$	39V		0.65* V _{DDIO}		V_{DDIO}	V	
	Low Level Input	$V_{DDIO} = 3.0 \text{ to } 3.6$	/	DI[23:0], CI1,CI2,CI3, CLKIN,	GND		0.8		
V _{IL}	Voltage	$V_{DDIO} = 1.71 \text{ to } 1.8$	39V	PDB, VODSEL, RFB, BISTEN,	GND		0.35* V _{DDIO}	V	
	lanut Current	\\	$V_{\rm DDIO} = 3.0 \text{ to} 3.6 \text{V}$	CONFIG[1:0]	-15	±1	+15		
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$	$V_{\rm DDIO} = 1.71 \text{ to} $ 1.89V		-15	±1	+15	μΑ	
CML DRI	IVER DC SPECIFICATIONS	6							
V	Differential Output		VODSEL = 0		±205	±280	±355	mV	
V _{OD}	Voltage	$RL = 100\Omega$, De-	VODSEL = 1		±320	±420	±520	IIIV	
.,	Differential Output	emph = disabled, Figure 2	VODSEL = 0			560		mVp-p	
V _{ODp-p}	Voltage (DOUT+) – (DOUT-)	19	VODSEL = 1			840		mVp-p	
ΔV_{OD}		$R_L = 100\Omega$, De- emph = disabled, VODSEL = L				1	50	mV	
	Offset Voltage –	$R_L = 100\Omega$, De-	VODSEL = 0			0.65		V	
V _{OS}	Single-ended At TP A and B, Figure 1	emph = disabled	VODSEL = 1	DOUT+, DOUT-		1.575		V	
ΔV _{OS}	Offset Voltage Unbalance Single- ended At TP A and B, Figure 1	$R_L = 100\Omega$, De-em	ph = disabled			1		mV	
I _{OS}	Output Short Circuit Current	DOUT+/- = 0V, De-emph = disabled	VODSEL = 0			-36		mA	
R _{TO}	Internal Output Termination Resistor				80	100	120	Ω	

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

⁽²⁾ Typical values represent most likely parametric norms at V_{DD} = 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

⁽³⁾ Current into device Pins is defined as positive. Current out of a device Pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.



Serializer DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER	TEST CO	NDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT							
	Serializer Supply	Checker Board	V _{DD} = 1.89V	All V _{DD} Pins		75	85	mA
I _{DDT1}	Current (includes load — current) $R_1 = 100 \Omega$,	Pattern, De-emph = 3kΩ, VODSEL	$V_{DDIO} = 1.89V$	V		3	5	mA
I _{DDIOT1}	CLKIN = 50 MHz	= H, Figure 9	$V_{DDIO} = 3.6V$	V _{DDIO}		11	15	mA
		Checker Board	V _{DD33} = 1.89V	All V _{DD} Pins		65	75	mA
I _{DDT2}		Pattern, De-emph = 6kΩ, VODSEL	V _{DDIO} = 1.89V	V		3	5	mA
I _{DDIOT2}		= L, Figure 9	$V_{DDIO} = 3.6V$	V _{DDIO}		11	15	mA
	Serializer Supply	PDB = 0V , (All	$V_{DD33} = 1.89V$	All V _{DD} Pins		40	1000	μΑ
I _{DDZ}	Current Power-down	other LVCMOS Inputs = 0V)	$V_{DDIO} = 1.89V$			5	10	μΑ
I _{DDIOZ}		inputo = 0V)	$V_{DDIO} = 3.6V$	V _{DDIO}		10	20	μΑ

7.6 Deserializer DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

	PARAMETER	TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
3.3 V I/O	LVCMOS DC SPECIFICAT	TIONS - VDDIO = 3.0 to 3.6V					
V _{IH}	High Level Input Voltage			2.2		V_{DDIO}	V
V _{IL}	Low Level Input Voltage		PDB, BISTEN	GND		0.8	V
I _{IN}	Input Current	V _{IN} = 0V or V _{DDIO}		-15	±1	+15	μA
V _{OH}	High Level Output Voltage	I _{OH} = −0.5 mA, RDS = L	DO[23:0], CO1, CO2, CO3,	2.4	V_{DDIO}	-	V
V _{OL}	Low Level Output Voltage	I _{OL} = +0.5 mA, RDS = L	CLKOUT, LOCK, PASS		GND	0.4	V
	Output Short Circuit	$V_{DDIO} = 3.3V$, $V_{OUT} = 0V$, $OS_PCLK/DATA = L/H$	CLKOUT		36		A
I _{OS}	Current	$V_{DDIO} = 3.3V$, $V_{OUT} = 0V$, $OS_PCLK/DATA = L/H$	Outputs		36		mA
I _{OZ}	TRI-STATE Output Current	PDB = 0V, OSS_SEL = 0V, V _{OUT} = H	Outputs	-15		+15	μΑ
1.8 V I/O	LVCMOS DC SPECIFICAT	TIONS – VDDIO = 1.71 to 1.89V					-
V _{IH}	High Level Input Voltage			1.235		V _{DDIO}	V
V_{IL}	Low Level Input Voltage		PDB, BISTEN	GND		0.595	V
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$		-15	±1	+15	μΑ
V_{OH}	High Level Output Voltage	$I_{OH} = -0.5 \text{ mA}, \text{ RDS} = L$	DO[23:0], CO1, CO2, CO3,	V _{DDIO} – 0.45	V_{DDIO}		V
V _{OL}	Low Level Output Voltage	I _{OL} = +0.5 mA, RDS = L	CLKOUT, LOCK, PASS	GND		0.45	V
	Output Short Circuit	$V_{DDIO} = 1.8V$, $V_{OUT} = 0V$, $OS_PCLK/DATA = L/H$	CLKOUT		18		mA
I _{OS}	Current	$V_{DDIO} = 1.8V$, $V_{OUT} = 0V$, $OS_PCLK/DATA = L/H$	Outputs		18		mA

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

2 Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated

⁽²⁾ Typical values represent most likely parametric norms at V_{DD} = 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

⁽³⁾ Current into device Pins is defined as positive. Current out of a device Pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.



Deserializer DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

	PARAMETER	TEST CO	ONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
I _{OZ}	TRI-STATE Output Current	PDB = 0V, OSS_S	SEL = 0V, V _{OUT} = H	Outputs	-15		+15	μΑ
CML RE	CEIVER DC SPECIFICATION	IS						
V _{TH}	Differential Input Threshold High Voltage	V _{CM} = +1.2V (Inte	rnal VBIAS)		+50			mV
V_{TL}	Differential Input Threshold Low Voltage			RIN+, RIN-	-50			mV
V _{CM}	Common Mode Voltage, Internal V _{BIAS}			,		12		V
I _{IN}	Input Current	V _{IN} = 0V or V _{DDIO}			-15		+15	μA
R _{TI}	Internal Input Termination Resistor	-		RIN+, RIN-	80	100	120	Ω
LOOP TH	ROUGH CML DRIVER OUT	PUT DC SPECIFIC	ATIONS - EQ TEST	PORT				
V _{OD}	Differential Output Voltage	R _L = 100Ω		DOLLT: /		542		mV
Vos	Offset Voltage Single- ended	R _L = 100Ω		ROUT+/-		1.4		V
R _T	Internal Termination Resistor			ROUT+/-	80	100	120	Ω
SUPPLY	CURRENT			ı			'	
	Deserializer	Checker Board	$V_{DD} = 1.89V$	All V _{DD} Pins		93	110	mA
I _{DD1}	Supply Current —— (includes load current)	Pattern, RDS = H, CL = 4pF,	V _{DDIO} = 1.89V	.,		33	45	mA
I _{DDIO1}	CLKOUT = 50 MHz	Figure 9	$V_{DDIO} = 3.6V$	V _{DDIO}		62	75	mA
	Deserializer Supply	PDB = 0V, All	V _{DD} = 1.89V	All V _{DD} Pins		40	3000	μA
I _{DDZ}	Current Power Down	other LVCMOS Inputs = 0V	$V_{DDIO} = 1.89V$	\/		5	50	μA
I _{DDIOZ}		inputs = 0 v	V _{DDIO} = 3.6V	V _{DDIO}		10	100	μA

7.7 DC and AC Serial Control Bus Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Input High Level	SDA and SCL	2.2		V _{DD 3.3V}	V
V_{IL}	Input Low Level Voltage	SDA and SCL	GND		0.8	V
V_{HY}	Input Hysteresis			>50		mV
V_{OL}	Output Low Voltage (1)	SDA, IOL = 1.25mA, $V_{DDIO} = 3.3V$	0		0.4	V
I _{in}		SDA or SCL, Vin = V _{DDIO} or GND	-15		+15	μΑ
t_R	SDA RiseTime – READ	SDA, RPU = X, Cb ≤ 400pF		40		ns
t _F	SDA Fall Time - READ			25		ns
t _{SU;DAT}	Set Up Time — READ			520		ns
t _{HD;DAT}	Hold Up Time — READ			55		ns
t _{SP}	Input Filter			50		ns
C _{in}	Input Capacitance	SDA or SCL		<5		pF

(1) Specification is ensured by characterization and is not tested in production.



7.8 Recommended Timing For The Serial Control Bus

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{SCL}	SCL Clock Frequency	Standard Mode		100	kHz
		Fast Mode		400	kHz
t _{LOW}	SCL Low Period	Standard Mode	4.7		μs
		Fast Mode	1.3		μs
t _{HIGH}	SCL High Period	Standard Mode	4.0		μs
		Fast Mode	0.6		μs
t _{HD;STA}	Hold time for a start or a	Standard Mode	4.0		μs
repeated start condition, Figure 18	Fast Mode	0.6		μs	
t _{SU:STA}	SETA Set Up time for a start or a repeated start condition, Figure 18	Standard Mode	4.7		μs
		Fast Mode	0.6		μs
t _{HD;DAT}		Standard Mode	0	3.45	μs
	Figure 18	Fast Mode	0	0.9	μs
t _{SU;DAT}	Data Set Up Time,	Standard Mode	250		ns
	Figure 18	Fast Mode	100		ns
t _{SU;STO}	Set Up Time for STOP	Standard Mode	4.0		μs
	Condition, Figure 18	Fast Mode	0.6		μs
t _{BUF}	Bus Free Time	Standard Mode	4.7		μs
	Between STOP and START, Figure 18	Fast Mode	1.3		μs
t _r	SCL and SDA Rise Time,	Standard Mode		1000	ns
	Figure 18	Fast Mode		300	ns
t _f	SCL and SDA Fall Time,	Standard Mode		300	ns
	Figure 18	Fast mode		300	ns




Figure 1. Serializer Test Circuit




Figure 2. Serializer Output Waveforms

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated





Figure 3. Serializer Output Transition Times




Figure 4. Serializer Input CLKIN Waveform And Set And Hold Times



Figure 5. Serializer Lock Time




Figure 6. Serializer Disable Time






Figure 7. Serializer Latency Delay




Figure 8. Serializer Output Jitter




Figure 9. Checkerboard Data Pattern



Figure 10. Deserializer LVCMOS Transition Times




Figure 11. Deserializer Delay - Latency






Figure 12. Deserializer Disable Time (OSS_SEL = 0)




Figure 13. Deserializer PLL Lock Times And PDB Tri-State Delay




Figure 14. Deserializer Output Data Valid (Setup And Hold) Times With SSCG = Off




Figure 15. Deserializer Output Data Valid (Setup And Hold) Times With SSCG = On






Figure 16. Receiver Input Jitter Tolerance




Figure 17. BIST Pass Waveform




Figure 18. Serial Control Bus Timing Diagram

7.9 Recommended Serializer Timing For CLKIN

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{TCP}	Transmit Input CLKIN Period	5 MHz to 50 MHz, Figure 4	20	Т	200	ns
t _{TCIH}	Transmit Input CLKIN High Time		0.4T	0.5T	0.6T	ns
t _{TCIL}	Transmit Input CLKIN Low Time		0.4T	0.5T	0.6T	ns
t _{CLKT}	CLKIN Input Transition Time		0.5		2.4	ns
SSC _{IN}	CLKIN Input – Spread Spectrum	fmod			35	kHz
	at 50 MHz	fdev			±0.02 f _{MOD}	kHz



7.10 Serializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{LHT}	Ser Output Low-to-High Transition Time, Figure 3	$R_L = 100\Omega$, De-emphasis = disabled, VODSEL = 0		200		ps
		$R_L = 100\Omega$, De-emphasis = disabled, VODSEL = 1		200		ps
t _{HLT}	Ser Output High-to-Low Transition Time, Figure 3	$R_L = 100\Omega$, De-emphasis = disabled, VODSEL = 0		200		ps
		$R_L = 100\Omega$, De-emphasis = disabled, VODSEL = 1		200		ps
t _{DIS}	Input Data - Setup Time, Figure 4	DI[23:0], CI1, CI2, CI3 to CLKIN	2			ns
t _{DIH}	Input Data - Hold Time, Figure 4	CLKIN to DI[23:0], CI1, CI2, CI3	2			ns
t_{XZD}	Ser Output Active to OFF Delay, Figure 6			8	15	ns
t _{PLD}	Serializer PLL Lock Time (1), Figure 5	$R_L = 100\Omega$		1.4	10	ms
t _{SD}	Serializer Delay - Latency, Figure 7	$R_L = 100\Omega$		144*T	145*T	ns
t _{DJIT}	Ser Output Total Jitter, Figure 8	R_L = 100 Ω , De-Emph = disabled, RANDOM pattern, CLKIN = 50 MHz		0.28		UI
		R_L = 100 Ω , De-Emph = disabled, RANDOM pattern, CLKIN = 43MHz		0.27		UI
		R_L = 100 Ω , De-Emph = disabled, RANDOM pattern, CLKIN = 5MHz		0.35		UI
λ_{STXBW}	Serializer Jitter Transfer	CLKIN = 50 MHz		3		MHz
	Function -3 dB Bandwidth	CLKIN = 43 MHz		2.3		MHz
		CLKIN = 20 MHz		1.3		MHz
		CLKIN = 5MHz		650		kHz
δ_{STX}	Serializer Jitter Transfer	CLKIN = 50 MHz		0.84		dB
	Function Peaking	CLKIN = 43 MHz		0.83		dB
		CLKIN = 20 MHz		0.83		dB
		CLKIN = 5MHz		0.28		dB

⁽¹⁾ When the Serializer output is at TRI-STATE the Deserializer will lose PLL lock. Resynchronization / Relock must occur before data transfer require t_{PLD}



7.11 Deserializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

	PARAMETER	TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
t _{RCP}	CLK Output Period	$t_{RCP} = t_{TCP}$	CLKOUT	20	Т	200	ns
t _{RDC}	CLK Output Duty Cycle	SSCG = OFF, 5 – 50MHz		0.43T	0.50T	0.57T	ns
		SSCG = ON, 5 – 20 MHz		0.35T	0.59T	0.65T	ns
		SSCG = ON, 20 - 50 MHz		0.40T	0.53T	0.60T	ns
t _{CLH}	LVCMOS Low-to-High Transition Time,	$V_{DDIO} = 1.8V,$ $C_L = 4pF,$ $OS_CLKOUT/DATA = L$	CLKOUT/DO[23:0], CO1, CO2, CO3		2.1		ns
	Figure 10	$V_{DDIO} = 3.3V$ $C_L = 4pF$, $OS_CLKOUT/DATA = H$			2.0		ns
t _{CHL}	LVCMOS High-to-Low Transition Time,	$V_{DDIO} = 1.8V$ $C_L = 4pF$, $OS_CLKOUT/DATA = L$	CLKOUT/DO[23:0], CO1, CO2, CO3		1.6		ns
	Figure 10	$V_{DDIO} = 3.3V$ $C_L = 8 \text{ pF},$ $OS_CLKOUT/DATA = H$			1.5		ns
t _{ROS}	Data Valid before CLKOUT – Set Up Time, Figure 14	V_{DDIO} = 1.71 to 1.89V or V_{DDIO} = 3.0 to 3.6V C_L = 4pF (lumped load)	DO[23:0], CO1, CO2, CO3	0.27	0.45		Т
t _{ROH}	Data Valid after CLKOUT – Hold Time, Figure 14	V_{DDIO} = 1.71 to 1.89V or V_{DDIO} = 3.0 to 3.6V C_L = 4pF (lumped load)	DO[23:0], CO1, CO2, CO3	0.4	0.55		Т
t _{DDLT}	Deserializer Lock Time, Figure 13	SSC[3:0] = OFF, See ⁽¹⁾	CLKOUT = 5MHz		3		ms
		SSC[3:0] = OFF, See ⁽¹⁾	CLKOUT = 50MHz		4		ms
		SSC[3:0] = ON, See ⁽¹⁾	CLKOUT = 5MHz		30		ms
		SSC[3:0] = ON, See ⁽¹⁾	CLKOUT = 50MHz		6		ms
t _{DD}	Des Delay - Latency, Figure 11	SSC[3:0] = ON, See ⁽²⁾	CLKOUT = 5 to 50 MHz		139*T	140*T	ns
t _{DPJ}	Des Period Jitter	SSC[3:0] = OFF,	CLKOUT = 5MHz		975	1700	ps
		See ⁽³⁾	CLKOUT = 10MHz		500	1000	ps
			CLKOUT = 50MHz		550	1250	ps
t _{DCCJ}	Des Cycle-to-Cycle Jitter	SSC[3:0] = OFF,	CLKOUT = 5MHz		675	1150	ps
		See ⁽²⁾	CLKOUT = 10MHz		375	900	ps
			CLKOUT = 50MHz		500	1150	ps
t _{IIT}	Des Input Jitter	EQ = OFF,	jitter freq <2MHz		0.9		UI ⁽⁴⁾
	Tolerance, Figure 16	SSCG = OFF, CLKOUT = 50 MHz	jitter freq >6MHz		0.5		UI ⁽⁴⁾
BIST MODE		1	1				
t _{PASS}	BIST PASS Valid Time, BISTEN = 1, Figure 17				1	10	μs
SSCG MODE							
f _{DEV}	Spread Spectrum Clocking Deviation Frequency	Under typical conditions	CLKOUT = 5 to 50 MHz, SSC[3:0] = ON	±0.005 f _{MOD}		±0.02 f _{MOD}	KHz
f _{MOD}	Spread Spectrum Clocking Modulation Frequency	Under typical conditions	CLKOUT = 5 to 50 MHz, SSC[3:0] = ON	8		100	kHz

 ⁽¹⁾ t_{PLD} and t_{DDLT} is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active clock.
 (2) t_{DCCJ} is the maximum amount of jitter between adjacent clock cycles.

Submit Documentation Feedback


Copyright © 2010-2015, Texas Instruments Incorporated

⁽³⁾

 t_{DPJ} is the maximum amount the period is allowed to deviate over many samples. UI – Unit Interval is equivalent to one serialized data bit width (1UI = 1 / (28*CLK)). The UI scales with clock frequency. (4)




7.12 Typical Characteristics



Note: On the rising edge of each clock period, the CML driver outputs a low Stop bit, high Start bit, and 28 DC-scrambled data bits.

Figure 19. Serializer CML Driver Output with 50 MHz TX Pixel Clock.



Note: When both devices are locked and the scope is triggered from the TX pixel clock, the RX clock is genlocked to the TX pixel clock and does not drift.

Figure 20. Comparison of Deserializer LVCMOS RX Clock Output locked to a 50 MHz TX Pixel Clock.



8 Detailed Description


8.1 Overview

The DS92LV2411 / DS92LV2412 chipset transmits and receives 24-bits of data and 3 control signals over a single serial CML pair operating at 140 Mbps to 1.4 Gbps. The serial stream also contains an embedded clock, video control signals and the DC-balance information which enhances signal quality and supports AC coupling.

The Des can attain lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The Des also synchronizes to the Ser regardless of the data pattern, delivering true automatic "plug and lock" performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The Des recovers the clock and data by extracting the embedded clock information, validating and then deserializing the incoming data stream providing a parallel LVCMOS video bus to the display or ASIC/FPGA.

The DS92LV2411 / DS92LV2412 chipset can operate in 24-bit color depth (with DE, HS, VS encoded within the serial data stream). In 18-bit color applications, the three video control signals maybe sent encoded within the serial bit stream (restrictions apply) along with six additional general purpose signals.


8.2 Functional Block Diagrams



DS92LV2411 - SERIALIZER



Functional Block Diagrams (continued)



8.3 Feature Description

8.3.1 Serializer Functional Description

The Ser converts a wide parallel input bus to a single serial output data stream, and also acts as a signal generator for the chipset Built In Self Test (BIST) mode. The device can be configured via external Pins or through the optional serial control bus. The Ser features enhance signal quality on the link by supporting: a selectable VOD level, a selectable de-emphasis signal conditioning and also the Channel Link II data coding that provides randomization, scrambling, and DC Balancing of the data. The Ser includes multiple features to reduce EMI associated with display data transmission. This includes the randomization and scrambling of the data and also the system spread spectrum clock support. The Ser features power saving features with a sleep mode, auto stop clock feature, and optional LVCMOS (1.8 V) parallel bus compatibility.

8.3.1.1 EMI Reduction Features

8.3.1.1.1 Data Randomization and Scrambling

Channel Link II Ser / Des feature a 3 step encoding process which enables the use of AC coupled interconnects and also helps to manage EMI. The serializer first passes the parallel data through a scrambler which randomizes the data. The randomized data is then DC balanced. The DC balanced and randomized data then goes through a bit shuffling circuit and is transmitted out on the serial line. This encoding process helps to prevent static data patterns on the serial stream. The resulting frequency content of the serial stream ranges from the parallel clock frequency to the nyquist rate. For example, if the Ser / Des chip set is operating at a parallel clock frequency of 50 MHz, the resulting frequency content of serial stream ranges from 50 MHz to 700 MHz (50 MHz *28 bits = 1.4 Gbps / 2 = 700 MHz).

8.3.1.1.2 Ser — Spread Spectrum Compatibility

The Ser CLKIN is capable of tracking spread spectrum clocking (SSC) from a host source. The CLKIN will accept spread spectrum tracking up to 35 kHz modulation and ± 0.5 , ± 1 or $\pm 2\%$ deviations (center spread). The maximum conditions for the CLKIN input are: a modulation frequency of 35 kHz and amplitude deviations of $\pm 2\%$ (4% total).



Feature Description (continued)

8.3.1.2 Integrated Signal Conditioning Features — Ser

8.3.1.2.1 Ser — VOD Select (VODSEL)

The Ser differential output voltage may be increased by setting the VODSEL Pin High. When VODSEL is Low, the VOD is at the standard (default) level. When VODSEL is High, the VOD is increased in level. The increased VOD is useful in extremely high noise environments and also on extra long cable length applications. When using de-emphasis it is recommended to set VODSEL = H to avoid excessive signal attenuation especially with the larger de-emphasis settings. This feature may be controlled by the external Pin or by register.

Table 1. Differential Output Voltage

INPUT	EFFECT		
VODSEL	VOD mV	VOD mVp-p	
Н	±420	840	
L	±280	560	

8.3.1.2.2 Ser — De-Emphasis (De-Emph)

The De-Emph Pin controls the amount of de-emphasis beginning one full bit time after a logic transition that the Ser drives. This is useful to counteract loading effects of long or lossy cables. This Pin should be left open for standard switching currents (no de-emphasis) or if controlled by register. De-emphasis is selected by connecting a resistor on this Pin to ground, with R value between 0.5 k Ω to 1 M Ω , or by register setting. When using De-Emphasis it is recommended to set VODSEL = H.

Table 2. De-Emphasis Resistor Value

RESISTOR VALUE (kΩ)	DE-EMPHASIS SETTING
Open	Disabled
0.6	- 12 dB
1.0	- 9 dB
2.0	- 6 dB
5.0	- 3 dB




Figure 21. De-Emph vs. R Value



8.3.1.3 Power Saving Features

8.3.1.3.1 Ser — Power Down Feature (PDB)

The Ser has a PDB input Pin to ENABLE or POWER DOWN the device. This Pin is controlled by the host and is used to save power, disabling the link when the it is not needed. In the POWER DOWN mode, the high-speed driver outputs are both pulled to VDD and present a 0V VOD state. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

8.3.1.3.2 Ser — Stop Clock Feature

The Ser will enter a low power SLEEP state when the CLKIN is stopped. A STOP condition is detected when the input clock frequency is less than 3 MHz. The clock should be held at a static Low or high state. When the CLKIN starts again, the Ser will then lock to the valid input clock and then transmits the serial data to the Des. Note – in STOP CLOCK SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.

8.3.1.3.3 1.8 V or 3.3 V VDDIO Operation

The Ser parallel bus and Serial Bus Interface can operate with 1.8 V or 3.3 V levels (V_{DDIO}) for host compatibility. The 1.8 V levels will offer lower noise (EMI) and also a system power savings.

8.3.1.4 Ser — Pixel Clock Edge Select (RFB)

The RFB Pin determines the edge that the data is latched on. If RFB is High, input data is latched on the Rising edge of the CLKIN. If RFB is Low, input data is latched on the Falling edge of the CLKIN. Ser and Des maybe set differently. This feature may be controlled by the external Pin or by register.

8.3.1.5 Optional Serial Bus Control

Please see the following section on the optional Serial Bus Control Interface.

8.3.1.6 Optional BIST Mode

Please see the following section on the chipset BIST mode for details.

8.3.2 Description Description

The Des converts a single input serial data stream to a wide parallel output bus, and also provides a signal check for the chipset Built In Self Test (BIST) mode. The device can be configured via external Pins and strap Pins or through the optional serial control bus. The Des features enhance signal quality on the link with an integrated equalizer on the serial input and Channel Link II data encoding which provides randomization, scrambling, and DC balancing of the data. The Des includes multiple features to reduce EMI associated with data transmission. This includes the randomization and scrambling of the data, the output spread spectrum clock generation (SSCG) support and output clock and data slew rate select. The Des features power saving features with a power down mode, and optional LVCMOS (1.8 V) interface compatibility.

8.3.2.1 Integrated Signal Conditioning Features — Des

8.3.2.1.1 Des — Input Equalizer Gain (Eq)

The Des can enable receiver input equalization of the serial stream to increase the eye opening to the Des input. Note this function cannot be seen at the RxIN+/- input but can be observed at the serial test port (ROUT+/-) enabled via the Serial Bus control registers. The equalization feature may be controlled by the external Pin or by register.

Table 3. Receiver Equalization Configuration

INPUTS				EFFECT
EQ3	EQ2	EQ1	EQ0	EFFECT
L	L	L	Н	~1.5 dB
L	L	Н	Н	~3 dB
L	Н	L	Н	~4.5 dB
L	Н	Н	Н	~6 dB

Copyright © 2010–2015, Texas Instruments Incorporated



Table 3. Receiver Equalization Configur	ation (continued)
---	-------------------

	EFFECT			
EQ3	EQ2	EQ1	EQ0	EFFECT
Н	L	L	Н	~7.5 dB
Н	L	Н	Н	~9 dB
Н	Н	L	Н	~10.5 dB
Н	Н	Н	Н	~12 dB
X	X	X	L	OFF*
* Default Setting is EQ = Off				

8.3.2.2 EMI Reduction Features

8.3.2.2.1 Des — Output Slew Rate Select (OS_CLKOUT/OS_DATA)

The parallel data outputs and clock outputs of the descrializer feature selectable output slew rates. The slew rate of the CLKOUT Pin is controlled by the strap Pin or register OS_CLKOUT, while the data outputs (DO[23:0] and CO[3:1]) are controlled by the strap Pin or register OS_DATA. When OS_CLKOUT/DATA = HIGH, the maximum slew rate is selected. When the OS_CLKOUT/DATA = LOW, the minimum slew rate is selected. Use the higher slew rate when driving longer traces or a heavier capacitive load.

8.3.2.2.2 Des — Common Mode Filter Pin (CMF) — Optional

The Des provides access to the center tap of the internal termination. A capacitor may be placed on this Pin for additional common-mode filtering of the differential pair. This can be useful in high noise environments for additional noise rejection capability. A 4.7 µF capacitor may be connected to this Pin to Ground.

8.3.2.2.3 Des — SSCG Generation — Optional

The Des provides an internally generated spread spectrum clock (SSCG) to modulate its outputs. Both clock and data outputs are modulated. This will aid to lower system EMI. Output SSCG deviations to ±2% (4% total) at up to 100 kHz modulations is available. See Table 4. This feature may be controlled by external STRAP Pins or by register.

Table 4. SSCG Configuration (LF_MODE = L) — Des Output

SSC[3:0] INPUTS LF_MODE = L (20 - 50 MHz)			RES	SULT	
SSC3	SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)
L	L	L	L	NA	Disable
L	L	L	Н	±0.5	
L	L	Н	L	±1.0	CLK/2168
L	L	Н	Н	±1.5	CLN/2100
L	Н	L	L	±2.0	
L	Н	L	Н	±0.5	CLK/1300
L	Н	Н	L	±1.0	
L	Н	Н	Н	±1.5	
Н	L	L	L	±2.0	
Н	L	L	Н	±0.5	CLK/868
Н	L	Н	L	±1.0	
Н	L	Н	Н	±1.5	
Н	Н	L	L	±2.0	
Н	Н	L	Н	±0.5	CLK/650
Н	Н	Н	L	±1.0	
Н	Н	Н	Н	±1.5	

Submit Documentation Feedback


Copyright © 2010–2015, Texas Instruments Incorporated



Н

SSC[3:0] INPUTS **RESULT** LH_MODE = H (5 - 20 MHz) SSC₃ SSC2 SSC₁ SSC₀ fdev (%) fmod (kHz) L L L L NA Disable L L L Н ±0.5 L L Н L ±1.0 CLK/620 L L Н Н ±1.5 L Н L L ±2.0 L Н L Н ±0.5 CLK/370 L Н Н L ±1.0 Н Н L Н ±1.5 Н L L L ±2.0 Н L Н ±0.5 CLK/258 L Н L Н L ±1.0 Н Н Н ±1.5 L Н Н L L ±2.0 Н Н L Н ±0.5 CLK/192 Н Н Н L ±1.0

Table 5. SSCG Configuration (Lf_mode = H) — Des Output



Н

±1.5

Н

Figure 22. SSCG Waveform

8.3.2.2.4 1.8 V or 3.3 V VDDIO Operation

Н

The Des parallel bus and Serial Bus Interface can operate with 1.8 V or 3.3 V levels (V_{DDIO}) for target host compatibility. The 1.8 V levels will offer a lower noise (EMI) and also a system power savings.

8.3.2.3 Power Saving Features

8.3.2.3.1 Des — Powerdown Feature (PDB)

The Des has a PDB input Pin to ENABLE or POWER DOWN the device. This Pin can be controlled by the system to save power, disabling the Des when the display is not needed. An auto detect mode is also available. In this mode, the PDB Pin is tied High and the Des will enter POWER DOWN when the serial stream stops. When the serial stream starts up again, the Des will lock to the input stream and assert the LOCK Pin and output valid data. In POWER DOWN mode, the Data and CLKOUT output states are determined by the OSS_SEL status. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

8.3.2.3.2 Des — Stop Stream Sleep Feature

The Des will enter a low power SLEEP state when the input serial stream is stopped. A STOP condition is detected when the embedded clock bits are not present. When the serial stream starts again, the Des will then lock to the incoming signal and recover the data. Note – in STOP STREAM SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.



8.3.2.4 Des — Clock-Data Recovery Status Flag (Lock) And Output State Select (OSS_SEL)

When PDB is driven HIGH, the CDR PLL begins locking to the serial input and LOCK goes from TRI-STATE to LOW (depending on the value of the OSS_SEL setting). After the DS92LV2412 completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the parallel bus and clock outputs. The CLKOUT output is held at its current state at the change from OSC_CLK (if this is enabled via OSC_SEL) to the recovered clock (or vice versa).

If there is a loss of clock from the input serial stream, LOCK is driven Low and the state of the outputs are based on the OSS_SEL setting (STRAP Pin configuration or register).

8.3.2.5 Des — Oscillator Output — Optional

The Des provides an optional clock output when the input clock (serial stream) has been lost. This is based on an internal oscillator. The frequency of the oscillator may be selected. This feature may be controlled by the external Pin or by register. See Table 7 and Table 8.


Table 6. OSS SEL And PDB Configuration — Des Outputs

INPUTS			OUTF	PUTS		
SERIAL INPUT	PDB	OSS_SEL	CLKOUT	DO[23:0], CO1, CO2, CO3	LOCK	PASS
X	L	L	Z	Z	Z	Z
Х	L	Н	Z	Z	Z	Z
Static	Н	L	L	L	L	L
Static	Н	Н	Z	Z*	L	L
Active	Н	Х	Active	Active	Н	Н
*NOTE — If Pin is strapped HIGH the output will be pulled up						

Table 7. OSC (Oscillator) Mode — Des Output


INPUTS	OUTPUTS			
EMBEDDED CLK	CLKOUT	DO[23:0]/CO1/CO2/CO3	LOCK	PASS
NOTE *	OSC Output	L	L	Н
Present	Toggling	Active	Н	Н
* NOTE — Absent and OSC_SEL ≠ 000				





CONDITIONS: * RFB = L, and OSS_SEL Strap = L

Figure 23. Des Outputs With Output State Select Low (OSS_SEL = L)



CONDITIONS: * RFB = L, and OSS_SEL Strap = H

Figure 24. Des Outputs With Output State Select High (OSS_SEL = H)

Table 8. OSC_SEL (Oscillator) Configuration

OSC_SEL[2:0] INPUTS		3	CLIVOUT OSCILLATOR EREQUENCY
OSC_SEL2	OSC_SEL1	OSC_SEL0	CLKOUT OSCILLATOR FREQUENCY
L	L	L	Off – Feature Disabled – Default
L	L	Н	50 MHz ±40%
L	Н	L	25 MHz ±40%
L	Н	Н	16.7 MHz ±40%
Н	L	L	12.5 MHz ±40%
Н	L	Н	10 MHz ±40%
Н	Н	L	8.3 MHz ±40%
Н	Н	Н	6.3 MHz ±40%




Figure 25. Des Outputs With Output State High And Clk Output Oscillator Option Enabled

8.3.2.6 Des — OP LOW — Optional

The OP_LOW feature is used to hold the LVCMOS outputs, except for the LOCK output, at a LOW state. When the OP_LOW feature is enabled, the LVCMOS outputs will be held at logic LOW while LOCK = LOW. The user must toggle the OP_LOW Set/Reset register bit to release the outputs to the normal toggling state. Note that the release of the outputs can only occur when LOCK is HIGH. The OP_LOW strap option is assigned to the PASS Pin, at Pin location 42.

Restrictions on other straps:

- 1. Other strap options should not be used in order to keep the data and clock outputs at a true logic LOW state. Other features should be selected through the I2C register interface.
- 2. The OSS SEL feature is not available when OP LOW is enabled.

Outputs DO[23:0], CO[3:1] and CLKOUT are in TRI-STATE before PDB toggles HIGH because the OP-LOW strap value has not been recognized until the DS92LV2412 powers up. Figure 26 shows the user controlled release of the OP_LOW and automatic reset of OP_LOW set on the falling edge of LOCK. Figure 27 shows the user controlled release of OP_LOW and manual reset of OP_LOW set. Note manual reset of OP_LOW can only occur when LOCK is HIGH.






Figure 26. OP_LOW Auto Set




Figure 27. OP_LOW Manual Set/Reset

8.3.2.7 Des — Clock Edge Select (RFB)

The RFB Pin determines the edge that the data is strobed on. If RFB is High, output data is strobed on the Rising edge of the CLKOUT. If RFB is Low, data is strobed on the Falling edge of the CLKOUT. This allows for inter-operability with downstream devices. The Des output does not need to use the same edge as the Ser input. This feature may be controlled by the external Pin or by register.

8.3.2.8 Des — Control Signal Filter — Optional

The deserializer provides an optional Control Signal (C3, C2, C1) filter that monitors the three control signals and eliminates any pulses or glitches that are 1 or 2 parallel clock periods wide. Control signals must be 3 parallel clock periods wide (in its HIGH or LOW state, regardless of which state is active). This is set by the CONFIG[1:0] strap option or by I2C register control.



8.3.2.9 Des — SSCG Low Frequency Optimization (Lf_mode)

Text to come. This feature may be controlled by the external Pin or by Register.

8.3.2.10 Des — Strap Input Pins

Configuration of the device maybe done via configuration input Pins and the STRAP input Pins, or via the Serial Control Bus. The STRAP input Pins share select parallel bus output Pins. They are used to load in configuration values during the initial power up sequence of the device. Only a pull-up on the Pin is required when a HIGH is desired. By default the pad has an internal pull down, and will bias Low by itself. The recommended value of the pull up is 10 k Ω to V_{DDIO} ; open (NC) for Low, no pull-down is required (internal pull-down). If using the Serial Control Bus, no pull ups are required.

8.3.3 Built In Self Test (BIST)

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system diagnostics. In the BIST mode only a input clock is required along with control to the Ser and Des BISTEN input Pins. The Ser outputs a test pattern (PRBS7) and drives the link at speed. The Des detects the PRBS7 pattern and monitors it for errors. A PASS output Pin toggles to flag any payloads that are received with 1 to 24 errors. Upon completion of the test, the result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the Des BISTEN Pin. During the BIST duration, the deserializer data outputs toggle with a checkerboard pattern.

Inter-operability is supported between this Channel Link II device and all Channel Link II generations (Gen 1/2/3).

Note: In order to use BIST mode, the BISTEN Pin must be pulled high and REG = 0. The serializer cannot be placed in BIST mode if REG = 1, as this will cause the DS92LV2411 to ignore the pin input voltage.

8.3.3.1 Sample BIST Sequence

See Figure 28 for the BIST mode flow diagram.

Step 1: Place the DS92LV2411 Ser in BIST Mode by setting Ser BISTEN = H. For the DS92LV2411 Ser or DS99R421 Channel Link II Ser BIST Mode is enabled via the BISTEN Pin. A CLKIN is required for BIST. When the Des detects the BIST mode pattern and command (DCA and DCB code) the data and control signal outputs are shut off.

Step 2: Place the DS92LV2412 Des in BIST mode by setting the BISTEN = H. The Des is now in the BIST mode and checks the incoming serial payloads for errors. If an error in the payload (1 to 24) is detected, the PASS Pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3: To Stop the BIST mode, the Des BISTEN Pin is set Low. The Des stops checking the data and the final test result is held on the PASS Pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

Step 4: To return the link to normal operation, the Ser BISTEN input is set Low. The Link returns to normal operation.

Figure 29 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (De-Emphasis, VODSEL, or Rx Equalization).






Figure 28. BIST Mode Flow Diagram

8.3.3.2 BER Calculations

It is possible to calculate the approximate Bit Error Rate (BER). The following is required:

- Clock Frequency (MHz)
- BIST Duration (seconds)
- BIST test Result (PASS)

The BER is less than or equal to one over the product of 24 times the CLK rate times the test duration. If we assume a 50 MHz clock, a 10 minute (600 second) test, and a PASS, the BERT is \leq 1.39 X 10E-12

The BIST mode runs a check on the data payload bits. The LOCK Pin also provides a link status. It the recovery of the C0 and C1 bits does not reconstruct the expected clock signal, the LOCK Pin will switch Low. The combination of the LOCK and At-Speed BIST PASS Pin provides a powerful tool for system evaluation and performance monitoring.




Figure 29. BIST Waveforms



8.4 Device Functional Modes

8.4.1 Data Transfer

The DS92LV2411 / DS92LV2412 chipset will transmit and receive a pixel of data in the following format: C1 and C0 represent the embedded clock in the serial stream, C1 is always HIGH and C0 is always LOW. The remaining 26 bit spaces contain the scrambled, encoded and DC-Balanced serial data.

8.4.2 Serializer and Deserializer Operating Modes and Reverse Compatibility (Config[1:0])

The DS92LV2411 / DS92LV2412 chipset is compatible with other single serial lane Channel Link II or FPD-Link II devices. Configuration modes are provided for reverse compatibility with the DS90C241 / DS90C124 and also the DS90UR241 / DS90UR124 by setting the respective mode with the CONFIG[1:0] Pins on the Ser or Des as shown in Table and Table. This selection also determines whether the Control Signal Filter feature is enabled or disabled in the Normal mode. These configuration modes are selectable the control Pins only.

CONFIG1 **CONFIGO** MODE **DES DEVICE** Normal Mode, Control Signal Filter disabled DS92LV2412, DS92LV2412, DS92LV0422, L L DS92LV0412 DS92LV2412, DS92LV2412, DS92LV0422, Normal Mode, Control Signal Filter enabled L Н DS92LV0412 Н DS90UR124, DS99R124 ı Reverse Compatibility Mode Н Н DS90C124

Table 9. DS92LV2411 Serializer Modes

Table 10. DS92LV2412 Serializer Modes

Reverse Compatibility Mode

CONFIG1	CONFIG0	MODE	SER DEVICE
L	L	Normal Mode, Control Signal Filter disabled	DS92LV2411, DS92LV2411, DS92LV0421, DS92LV0411
L	Н	Normal Mode, Control Signal Filter enabled	DS92LV2411, DS92LV2411, DS92LV0421, DS92LV0411
Н	L	Reverse Compatibility Mode	DS90UR241
Н	Н	Reverse Compatibility Mode	DS90C241

8.4.3 Video Control Signal Filter — Serializer and Deserializer

When operating the devices in Normal Mode, the Control Signals have the following restrictions:

- Normal Mode with Control Signal Filter Enabled: Control Signal 1 and Control Signal 2 Only 2 transitions per 130 clock cycles are transmitted, the transition pulse must be 3 parallel clocks or longer.
- Normal Mode with Control Signal Filter Disabled: Control Signal 1 and Control Signal 2 Only 2 transitions per 130 clock cycles are transmitted, no restriction on minimum transition pulse.
- Control Signal 3 Only 1 transition per 130 clock cycles is transmitted, minimum pulse width is 130 clock cycles.

Control Signals are defined as low frequency signals with limited transition. Glitches of a control signal can cause a visual error in display applications. This feature allows for the chipset to validate and filter out any high frequency noise on the control signals. See Figure.

8.5 Programming

8.5.1 Optional Serial Bus Control

The Ser and Des may also be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg 0x00'h is set to 00'h and all configuration is set by control/strap Pins. A write of 01'h to reg 0x00'h will enable/allow configuration by registers; this will override the control/strap Pins. Multiple devices may share the serial control bus since multiple addresses are supported. See Figure 30.



Programming (continued)

The serial bus is comprised of three Pins. The SCL is a Serial Bus Clock Input. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pull up resistor to V_{DDIO} . For most applications a 4.7 k pull up resistor to V_{DDIO} may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.




Figure 30. Serial Control Bus Connection

The third Pin is the ID[X] Pin. This Pin sets one of four possible device addresses. As shown in Figure 30, Table 11 and Table 12 different Resistor values could be used to set different SMBUS addresses.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SDA transitions Low while SCL is High. A STOP occurs when SDA transition High while SCL is also HIGH. See Figure 31




Figure 31. Start and Stop Conditions

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 32 and a WRITE is shown in Figure 33.

If the Serial Bus is not required, the three Pins may be left open (NC).



Programming (continued)

Table 11. Id[X] Resistor Value – DS92LV2411 Serializer

RESISTOR RID kΩ	ADDRESS 7'b	ADDRESS 8'b 0 APPENDED (WRITE)
0.47	7b' 110 1001 (h'69)	8b' 1101 0010 (h'D2)
2.7	7b' 110 1010 (h'6A)	8b' 1101 0100 (h'D4)
8.2	7b' 110 1011 (h'6B)	8b' 1101 0110 (h'D6)
Open	7b' 110 1110 (h'6E)	8b' 1101 1100 (h'DC)

Table 12. Id[X] Resistor Value – DS92LV2412 Deserializer

RESISTOR RID kΩ	ADDRESS 7'b	ADDRESS 8'b 0 APPENDED (WRITE)
0.47	7b' 111 0001 (h'71)	8b' 1110 0010 (h'E2)
2.7	7b' 111 0010 (h'72)	8b' 1110 0100 (h'E4)
8.2	7b' 111 0011 (h'73)	8b' 1110 0110 (h'E6)
Open	7b' 111 0110 (h'76)	8b' 1110 1100 (h'EC)




Figure 32. Serial Control Bus — Read




Figure 33. Serial Control Bus — Write



8.6 Register Maps

Table 13. Serializer — Serial Bus Control Registers

ADD (dec)	ADD (hex)	REGISTER NAME	Bit(s)	R/W	DEFAULT (bin)	FUNCTION	DESCRIPTION			
0	0	Ser Config 1	7	R/W	0	Reserved	Reserved			
			6	R/W	0	Reserved	Reserved			
			5	R/W	0	VODSEL	0: Low 1: High			
			4	R/W	0	RFB	Data latched on Falling edge of CLKIN Data latched on Rising edge of CLKIN			
			3:2	R/W	00	CONFIG	00: Control Signal Filter Disabled 01: Control Signal Filter Enabled 10: Reserved 11: Reserved			
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: normal mode 1: Sleep Mode – Register settings retained.			
			0	R/W	0	REG	Configurations set from control Pins Configuration set from registers (except I2C_ID)			
1	1	Device ID	7	R/W	0	REG ID	0: Address from ID[X] Pin 1: Address from Register			
			6:0	R/W	1101000	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1101 001 (h'69) 7b '1101 010 (h'6A) 7b '1101 011 (h'6B) 7b '1101 110 (h'6E) All other addresses are <i>Reserved</i> .			
2	2	De-Emphasis Control	7:5	R/W	000	De-E Setting	000: set by external Resistor 001: -1 dB 010: -2 dB 011: -3.3 dB 100: -5 dB 101: -6.7 dB 110: -9 dB 111: -12 dB			
			4	R/W	0	De-E EN	0: De-Emphasis Enabled 1: De-Emphasis Disabled			
			3:0	R/W	000	Reserved	Reserved			

Product Folder Links: DS92LV2411 DS92LV2412



Table 14. Deserializer — Serial Bus Control Registers

ADD (dec)	ADD (hex)	REGISTER NAME	Bit(s)	R/W	DEFAULT (bin)	FUNCTION	DESCRIPTION
0	0	Des Config 1	7	R/W	0	LF_MODE	0: 20 to 50 MHz SSCG Operation 1: 5 to 20 MHz SSCG Operation
			6	R/W	0	OS_CLKOUT	0: Normal CLKOUT Slew Rate 1: Increased CLKOUT Slew Rate
			5	R/W	0	OS_DATA	0: Normal DATA Slew Rate 1: Increased DATA Slew Rate
			4	R/W	0	RFB	Data strobed on Falling edge of CLKOUT Data strobed on Rising edge of CLKOUT
			3:2	R/W	00	CONFIG	00: Normal Mode, Control Signal Filter Disabled 01: Normal Mode, Control Signal Filter Enabled 10: Reserved 11: Reserved
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: Normal Mode 1: Sleep Mode – Register settings retained.
			0	R/W	0	REG Control	0: Configurations set from control Pins / STRAP Pins 1: Configurations set from registers (except I2C_ID)
1	1	Slave ID	7	R/W	0		0: Address from ID[X] Pin 1: Address from Register
			6:0	R/W	1110000	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1110 001 (h'71) 7b '1110 010 (h'72) 7b '1110 011 (h'73) 7b '1110 110 (h'76) All other addresses are <i>Reserved</i> .
2	2	Des Features 1	7	R/W	0	OP_LOW	0: Set outputs state LOW (except LOCK) 1: Release output LOW state, outputs toggling normally Note: This register only works during LOCK = 1
			6	R/W	0	OSS_SEL	Output Sleep State Select 0: CLKOUT, DO[23:0], CO1, CO2, CO3 = L, LOCK = Normal, PASS = H 1: CLKOUT, DO[23:0], CO1, CO2, CO3 = Tri-State, LOCK = Normal, PASS = H
			5:4	R/W	00	Reserved	Reserved
			3	R/W	0	OP_LOW Strap Bypass	0: Strap will determine whether OP_LOW feature is ON or OFF 1: Turns OFF OP_LOW feature
			2:0	R/W	00	OSC_SEL	000: disable 001: 50 MHz ±40% 010: 25 MHz ±40% 011: 16.7 MHz ±40% 100: 12.5 MHz ±40% 101: 10 MHz ±40% 110: 8.3 MHz ±40% 111: 6.3 MHz ±40%

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Table 14. Deserializer — Serial Bus Control Registers (continued)

ADD (dec)	ADD (hex)	REGISTER NAME	Bit(s)	R/W	DEFAULT (bin)	FUNCTION	DESCRIPTION
3	3	Des Features 2	7:5	R/W	000	EQ Gain	000: ~1.625 dB 001: ~3.25 dB 010: ~4.87 dB 011: ~6.5 dB 100: ~8.125 dB 101: ~9.75 dB 110: ~11.375 dB 111: ~13 dB
			4	R/W	0	EQ Enable	0: EQ = disable 1: EQ = enable
			3:0	R/W	0000	SSC	IF LF_MODE = 0, then: 000: SSCG disable 0001: fdev = ±0.5%, fmod = CLK/2168 0010: fdev = ±1.0%, fmod = CLK/2168 0011: fdev = ±1.5%, fmod = CLK/2168 0100: fdev = ±2.0%, fmod = CLK/2168 0101: fdev = ±0.5%, fmod = CLK/1300 0110: fdev = ±1.0%, fmod = CLK/1300 0111: fdev = ±1.5%, fmod = CLK/1300 0110: fdev = ±1.0%, fmod = CLK/1300 1000: fdev = ±1.0%, fmod = CLK/1300 1001: fdev = ±0.5%, fmod = CLK/1300 1001: fdev = ±0.5%, fmod = CLK/868 1010: fdev = ±1.5%, fmod = CLK/868 1011: fdev = ±1.5%, fmod = CLK/868 1101: fdev = ±0.5%, fmod = CLK/650 1111: fdev = ±1.5%, fmod = CLK/650 1111: fdev = ±1.5%, fmod = CLK/650 IF LF_MODE = 1, then: 000: SSCG disable 0001: fdev = ±0.5%, fmod = CLK/620 0010: fdev = ±0.5%, fmod = CLK/620 0101: fdev = ±0.5%, fmod = CLK/620 0101: fdev = ±0.5%, fmod = CLK/370 0111: fdev = ±1.5%, fmod = CLK/370 1000: fdev = ±1.0%, fmod = CLK/370 1001: fdev = ±1.5%, fmod = CLK/258 1010: fdev = ±1.5%, fmod = CLK/258 1011: fdev = ±1.5%, fmod = CLK/258 1011: fdev = ±0.5%, fmod = CLK/258 1011: fdev = ±0.5%, fmod = CLK/258 1011: fdev = ±0.5%, fmod = CLK/258 1101: fdev = ±0.5%, fmod = CLK/258 1111: fdev = ±1.5%, fmod = CLK/192 1111: fdev = ±1.5%, fmod = CLK/192
4	4	ROUT Config	7	R/W	0	Repeater Enable	0: Output ROUT+/- = disable 1: Output ROUT+/- = enable
			6:0	R/W	0000000	Reserved	Reserved

Applications and Implementation

9.1 Application Information

The DS92LV2411/DS92LV2412 chipset is intended for interface between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888). In a RGB888 application, 24 color bits (D[23:0), Pixel Clock (CLKIN) and three control bits (C1, C2, C3) are supported across the serial link with CLK rates from 5 to 50 MHz. The chipset may also be used in 18-bit color applications. In this application three to six general purpose signals may also be sent from host to display.

The Des is expected to be located close to its target device. The interconnect between the Des and the target device is typically in the 1 to 3 inch separation range. The input capacitance of the target device is expected to be in the 5 to 10 pF range. Care should be taken on the CLK output trace as this signal is edge sensitive and strobes the data. It is also assumed that the fanout of the Des is one. If additional loads need to be driven, a logic buffer or mux device is recommended.

9.2 Typical Applications




Figure 34. Typical Application Schematic for DS92LV2411, DS92LV2412 Ser/Des Pair

9.2.1 Design Requirements

For this typical design application, use the following as input parameters.

DESIGN PARAMETER EXAMPLE VALUE VDDIO 1.8 V or 3.3 V **VDDn** 1.8 V AC Coupling Capacitor for DOUT± and RIN± $0.1 \mu F$ **CLK Frequency** 50 MHz

Table 15. Design Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Typical Application Connection

Figure 35 shows a typical connection diagram of the DS92LV2411 Ser in Pin control mode for a 24-bit application. The CML outputs require 0.1 µF AC coupling capacitors to the line. The line driver includes internal termination. Bypass capacitors are placed near the power supply Pins. At a minimum, four 0.1 µF capacitors and a 4.7 µF capacitor should be used for local device bypassing. System GPO (General Purpose Output) signals control the PDB and BISTEN Pins. In this application the RFB Pin is tied Low to latch data on the falling edge of

Submit Documentation Feedback



the CLKIN. In this example the cable is long, therefore the VODSEL Pin is tied High and a De-Emphasis value is selected by the resistor R1. The interface to the host is with 1.8 V LVCMOS levels, thus the VDDIO Pin is connected also to the 1.8V rail. The optional Serial Bus control is not used in this example, thus the SCL, SDA and ID[x] Pins are left open. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.




Figure 35. DS92LV2411 Typical Connection Diagram — Pin Control

Figure 36 shows a typical connection diagram of the DS92LV2412 Des in Pin/strap control mode for a 24-bit application. The CML inputs utilize 0.1 μ F coupling capacitors to the line and the receiver provides internal termination. Bypass capacitors are placed near the power supply Pins. At a minimum, seven 0.1 μ F capacitors and two 4.7 μ F capacitors should be used for local device bypassing. System GPO (General Purpose Output) signals control the PDB and the BISTEN Pins. In this application the RFB Pin is tied Low to strobe the data on the falling edge of the CLKOUT.

Since the device in the Pin/STRAP mode, four 10 k Ω pull up resistors are used on the parallel output bus to select the desired device features. CFEN is set to 1 for Normal Mode with Control Signal Filter enabled, this is accomplished with the STRAP pull-up on DO23. The receiver input equalizer is also enabled and set to provide 7.5 dB of gain, this is accomplished with EQ[3:0] set to 1001'b with STRAP pull ups on DO12 and DO15. To reduce parallel bus EMI, the SSCG feature is enabled and set to fmod = CLK/2168 and $\pm 1\%$ with SSC[3:0] set to 0010'b and a STRAP pull-up on DO4. The desired features are set with the use of the four pull up resistors.

The interface to the target display is with 3.3V LVCMOS levels, thus the VDDIO Pin is connected to the 3.3 V rail. The optional Serial Bus Control is not used in this example, thus the SCL, SDA and ID[x] Pins are left open. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.






Figure 36. DS92LV2412 Typical Connection Diagram — Pin Control

9.2.2.2 Power Up Requirements and PDB Pin

The VDD (V_{DDn} and V_{DDIO}) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB Pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage. When PDB Pin is pulled to V_{DDIO} , it is recommended to use a 10 k Ω pull-up and a 22 uF cap to GND to delay the PDB input signal.

2 Submit Documentation Feedback



9.2.2.3 Transmission Media

The Ser/Des chip set is intended to be used in a point-to-point configuration, through a PCB trace, through twisted pair cable or through 50Ω coaxial cables. The Ser and Des provide internal terminations providing a clean signaling environment. The interconnect for the differential serial interface should present a differential impedance of 100Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements.

For 50Ω coaxial cable serial interfaces, any unused input or output Pin must be terminated with an 0.1 μ F AC coupling capacitor and a 50Ω resistor to ground. The PCB traces and serial interconnect should have a single ended impedance of 50Ω .

9.2.2.4 Live Link Insertion

The Ser and Des devices support live pluggable applications. The automatic receiver lock to random data "plug and go" hot insertion capability allows the DS92LV2412 to attain lock to the active data stream during a live insertion event.

9.2.2.5 Serial Interconnect Guidelines

See AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
 - S = space between the pair
 - 2S = space between pairs
 - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the Texas Instruments web site at: http://www.ti.com/ww/en/analog/interface/lvds.shtml

9.2.3 Application Curves




Figure 37. Serializer Output with 50 MHz TX Pixel Clock, De-emphasis Disabled




Figure 38. Serializer Output with 50 MHz TX Pixel Clock, De-emphasis Enabled



10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply of 1.8V. Some devices provide separate power and ground Pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power Pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.

11 Layout

11.1 Layout Guidelines

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply Pin, locate the smaller value closer to the Pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground Pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground Pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground Pins to the planes, reducing the impedance at high frequency.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the CML lines to prevent coupling from the LVCMOS lines to the CML lines. Closely-coupled differential lines of 100 Ohms are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the WQFN style package is provided in TI Application Note: AN-1187 (SNOA401).

11.2 Layout Example

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the LLP package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown below:

Product Folder Links: DS92LV2411 DS92LV2412



Layout Example (continued)




Figure 39. No Pullback LLP, Single Row Reference Diagram

Table 16. No Pullback LLP Stencil Aperture Summary for DS92LV2411 and DS92LV2412

Device	Pin Count	MKT Dwg	PCB I/O Pad Size (mm)	PCB Pitch (mm)	PCB DAP size (mm)	Stencil I/O Aperture (mm)	Stencil DAP Aperture (mm)	Number of DAP Aperture Openings	Gap Between DAP Aperture (Dim A mm)
DS92LV2411	48	SQA48A	0.25 x 0.6	0.5	5.1 x 5.1	0.25 x 0.7	1.1 x 1.1	16	0.2
DS92LV2412	60	SQA60B	0.25 x 0.8	0.5	7.2 x 7.2	0.25 x 0.9	1.16 x 1.16	25	0.3




Figure 40. 48-Pin WQFN Stencil Example of Via and Opening Placement

The following PCB layout examples are derived from the layout design of the DS9LV2411 and DS92LV2412 in the LV24EVK01 Evaluation Module User's Guide (SNLU006). These graphics and additional layout description are used to demonstrate both proper routing and proper solder techniques when designing in the Ser/Des pair.






Figure 41. DS92LV2411 Serializer Example Layout




Figure 42. DS92LV2412 Deserializer Example Layout



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 17. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DS92LV2411	Click here	Click here	Click here	Click here	Click here
DS92LV2412	Click here	Click here	Click here	Click here	Click here

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DS92LV2411 DS92LV2412

www.ti.com

1-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DS92LV2411SQ/NOPB	Active	Production	WQFN (RHS) 48	1000 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQ/NOPB.A	Active	Production	WQFN (RHS) 48	1000 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQE/NOPB	Active	Production	WQFN (RHS) 48	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQE/NOPB.A	Active	Production	WQFN (RHS) 48	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQX/NOPB	Active	Production	WQFN (RHS) 48	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQX/NOPB.A	Active	Production	WQFN (RHS) 48	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2411SQ
DS92LV2411SQX/NOPB.B	Active	Production	WQFN (RHS) 48	2500 LARGE T&R	-	Call TI	Call TI	-40 to 85	
DS92LV2412SQ/NOPB	Active	Production	WQFN (NKB) 60	1000 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ
DS92LV2412SQ/NOPB.A	Active	Production	WQFN (NKB) 60	1000 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ
DS92LV2412SQE/NOPB	Active	Production	WQFN (NKB) 60	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ
DS92LV2412SQE/NOPB.A	Active	Production	WQFN (NKB) 60	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ
DS92LV2412SQX/NOPB	Active	Production	WQFN (NKB) 60	2000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ
DS92LV2412SQX/NOPB.A	Active	Production	WQFN (NKB) 60	2000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	LV2412SQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS92LV2411SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LV2411SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LV2411SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LV2412SQ/NOPB	WQFN	NKB	60	1000	330.0	16.4	9.3	9.3	1.3	12.0	16.0	Q1
DS92LV2412SQE/NOPB	WQFN	NKB	60	250	178.0	16.4	9.3	9.3	1.3	12.0	16.0	Q1
DS92LV2412SQX/NOPB	WQFN	NKB	60	2000	330.0	16.4	9.3	9.3	1.3	12.0	16.0	Q1




www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS92LV2411SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	36.0
DS92LV2411SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
DS92LV2411SQX/NOPB	WQFN	RHS	48	2500	356.0	356.0	36.0
DS92LV2412SQ/NOPB	WQFN	NKB	60	1000	356.0	356.0	36.0
DS92LV2412SQE/NOPB	WQFN	NKB	60	250	208.0	191.0	35.0
DS92LV2412SQX/NOPB	WQFN	NKB	60	2000	356.0	356.0	36.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025