


# DS160PR412 具有集成式 1:2 多路信号分离器的 PCIe® 4.0 16Gbps 4 通道线性转接驱动器

## 1 特性

- 具有集成式 1:2 多路信号分离器的四通道 PCIe 4.0 线性转接驱动器或中继器
- 此线性转接驱动器与协议无关，可兼容 UPI、DisplayPort、SAS、SATA 和 XFI
- 3.3V 单电源轨
- 120mW/通道的低有功功率
- 无需散热器
- 在 8GHz 时提供高达 17dB 的均衡，可处理高达 42dB 的 PCIe 4.0 通道
- 具有 -13dB 输入和 -15dB 输出的超低差分回波损耗
- PRBS 数据具有 70fs 的低附加随机抖动
- 80ps 低延迟
- 自动接收器检测和无缝支持 PCIe 链路训练
- 通过引脚控制或 SMBus/I<sup>2</sup>C 进行器件配置。
- 通过引脚选择多路复用器/多路信号分离器
- 工业温度范围为 -40°C 至 85°C
- 3.5mm x 9mm、42 引脚、0.5mm 间距 WQFN 封装

## 2 应用

- 台式计算机/主板
- 机架式服务器
- 微服务器和塔式服务器
- 高性能计算
- 硬件加速器
- 网络连接存储
- 存储区域网络 (SAN) 和主机总线适配器 (HBA) 卡
- 网络接口卡 (NIC)



## 3 说明

DS160PR412 是具有集成式多路信号分离器的四通道线性转接驱动器。这款低功耗高性能线性转接驱动器专为支持 PCIe 4.0 和其他接口而设计。


DS160PR412 接收器部署了连续时间线性均衡器 (CTLE)，可提供高频增强。均衡器可以打开由于 PCB 布线或电缆等互连介质引起的码间串扰 (ISI) 而完全关闭的输入眼图。线性转接驱动器和无源通道作为一个整体接受链路训练，以便达到出色的传输和接收均衡设置，从而实现更优的电气链路和尽可能低的延迟。该器件具有低通道间串扰、低附加抖动和超低的回波损耗，因此在链路中几乎可用作无源元件。这款器件具有内部线性稳压器，对板上电源噪声具有高抗扰度，从而为高速数据路径提供纯净电源。

DS160PR412 在量产期间实施了高速测试，从而确保可靠的高产量制造。此器件还具有低交流和直流增益变化，可在各种平台部署中提供一致的均衡功能。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
DS160PR412	WQFN (42)	3.5 mm x 9 mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



## 应用用例

## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>17</b>
<b>2 应用</b> .....	<b>1</b>	7.5 Programming.....	<b>17</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>19</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>19</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Applications.....	<b>19</b>
<b>6 Specifications</b> .....	<b>6</b>	<b>9 Power Supply Recommendations</b> .....	<b>24</b>
6.1 Absolute Maximum Ratings .....	<b>6</b>	<b>10 Layout</b> .....	<b>25</b>
6.2 ESD Ratings .....	<b>6</b>	10.1 Layout Guidelines.....	<b>25</b>
6.3 Recommended Operating Conditions .....	<b>6</b>	<b>11 Layout Example</b> .....	<b>26</b>
6.4 Thermal Information .....	<b>7</b>	<b>12 Device and Documentation Support</b> .....	<b>28</b>
6.5 DC Electrical Characteristics .....	<b>7</b>	12.1 接收文档更新通知.....	<b>28</b>
6.6 High Speed Electrical Characteristics .....	<b>8</b>	12.2 支持资源.....	<b>28</b>
6.7 SMBUS/I2C Timing Characteristics .....	<b>9</b>	12.3 Trademarks.....	<b>28</b>
6.8 Typical Characteristics.....	<b>11</b>	12.4 静电放电警告.....	<b>28</b>
<b>7 Detailed Description</b> .....	<b>15</b>	12.5 术语表.....	<b>28</b>
7.1 Overview.....	<b>15</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>29</b>
7.2 Functional Block Diagram.....	<b>15</b>		
7.3 Feature Description.....	<b>15</b>		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2020	*	Advance Info.

## 5 Pin Configuration and Functions




图 5-1. RUA Package 42-Pin WQFN Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
MODE	41	I, 4-level	<p>Sets device control configuration modes. 4-level IO pin as defined in 表 7-3. The pin can be exercised at device power up or in normal operation mode.</p> <p>L0: <b>Pin Mode</b> – device control configuration is done solely by strap pins.</p> <p>L1 or L2: <b>SMBus/I<sup>2</sup>C Slave Mode</b> – device control configuration is done by an external controller with SMBus/I<sup>2</sup>C master. This pin along with ADDR pin sets devices slave address.</p> <p>L3 (Float): <b>RESERVED</b> – TI internal test mode.</p>

表 5-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
EQ0 /ADDR	40	I, 4-level	<b>In Pin Mode:</b> The EQ0 and EQ1 pins sets receiver linear equalization CTLE (AC gain) for all channels according to 表 7-1. These pins are sampled at device power-up only. <b>In SMBus/I<sup>2</sup>C Mode:</b> The ADDR pin in conjunction with MODE pin sets SMBus / I <sup>2</sup> C slave address according to 表 7-4. The pin is sampled at device power-up only.
EQ1	20	I, 4-level	
GAIN /SDA	1	I, 4-level / IO	<b>In Pin Mode:</b> DC gain (broadband gain including high frequency) from the input to the output of the device for all channels. Note the device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/I <sup>2</sup> C registers. <b>In SMBus/I<sup>2</sup>C Mode:</b> 3.3 V SMBus/I <sup>2</sup> C data. External pullup resistor such as 4.7 kΩ required for operation.
GND	EP, 6, 9, 16, 21, 30, 39	P	Ground reference for the device. EP: the Exposed Pad at the bottom of the QFN package. It is used as the GND return for the device. The EP should be connected to ground plane(s) through low resistance path. A via array provides a low impedance path to GND. The EP also improves thermal dissipation.
RSVD	19	O	TI internal test pin. Keep no connect.
PD	18	I, 3.3-V LVCMOS	2-level logic controlling the operating state of the redriver. Active in both <b>Pin Mode</b> and <b>SMBus/I<sup>2</sup>C Mode</b> . The pin is used part of PCIe RX_DET state machine as outlined in 表 7-2. High: Power down for all channels Low: Power up, normal operation for all channels
RX_DET /SCL	42	I, 4-level / IO	<b>In Pin Mode:</b> Sets receiver detect state machine options according to 表 7-2. The pin is sampled at device power-up only. <b>In SMBus/I<sup>2</sup>C Mode:</b> 3.3 V SMBus/I <sup>2</sup> C clock. External pullup resistor such as 4.7 kΩ required for operation.
RX0N	4	I	Inverting differential RX inputs. Channel 0.
RX0P	3	I	Noninverting differential RX inputs. Channel 0.
RX1N	8	I	Inverting differential RX inputs. Channel 1.
RX1P	7	I	Noninverting differential RX inputs. Channel 0.
RX2N	11	I	Inverting differential RX inputs. Channel 2.
RX2P	10	I	Noninverting differential RX inputs. Channel 2.
RX3N	15	I	Inverting differential RX inputs. Channel 3.
RX3P	14	I	Noninverting differential RX inputs. Channel 3.
SEL	17	I, 3.3 V LVCMOS	Selects the mux path. Active in both <b>Pin Mode</b> and <b>SMBus/I<sup>2</sup>C Mode</b> . Note the SEL pin must be exercised in system implementations for mux selection between Port A vs Port B. The pin is used part of PCIe RX_DET state machine as outlined in 表 7-2. L: Port A selected. H: Port B selected.
TXA0N	37	O	Inverting differential TX output – Port A, Channel 0.
TXA0P	38	O	Non-inverting differential TX output – Port A, Channel 0.
TXA1N	33	O	Inverting differential TX output – Port A, Channel 1.
TXA1P	34	O	Non-inverting differential TX output – Port A, Channel 1.
TXA2N	28	O	Inverting differential TX output – Port A, Channel 2.
TXA2P	29	O	Non-inverting differential TX output – Port A, Channel 2.
TXA3N	24	O	Inverting differential TX output – Port A, Channel 3.
TXA3P	25	O	Non-inverting differential TX output – Port A, Channel 3.

**表 5-1. Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NAME	NO.		
TXB0N	35	O	Inverting differential TX output – Port B, Channel 0.
TXB0P	36	O	Non-inverting differential TX output – Port B, Channel 0.
TXB1N	31	O	Inverting differential TX output – Port B, Channel 1.
TXB1P	32	O	Non-inverting differential TX output – Port B, Channel 1.
TXB2N	26	O	Inverting differential TX output – Port B, Channel 2.
TXB2P	27	O	Non-inverting differential TX output – Port B, Channel 2.
TXB3N	22	O	Inverting differential TX output – Port B, Channel 3.
TXB3P	23	O	Non-inverting differential TX output – Port B, Channel 3.
VCC	5, 13	P	Power supply, VCC = 3.3 V ± 10%. The VCC pins on this device should be connected through a low-resistance path to the board VCC plane.
VREG1	2	P	Internal regulator output. Must add decoupling capacitor of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG2. Do not use as a power supply for any other component on the board.
VREG2	12	P	Internal regulator output. Must add decoupling caps of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG1. Do not use as a power supply for any other component on the board.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC,ABSMAX</sub>	Supply Voltage (VCC)	– 0.5	4.0	V
V <sub>IO,CMOS,ABSMAX</sub>	3.3 V LVCMOS and Open Drain I/O voltage	– 0.5	4.0	V
V <sub>IO,4LVL,ABSMAX</sub>	4-level Input I/O voltage	– 0.5	2.75	V
V <sub>IO,HS-RX,ABSMAX</sub>	High-speed I/O voltage (RXnP, RXnN)	– 0.5	3.2	V
V <sub>IO,HS-TX,ABSMAX</sub>	High-speed I/O voltage (TXnP, TXnN)	– 0.5	2.75	V
T <sub>J,ABSMAX</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	– 65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage, VCC to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
N <sub>VCC</sub>	Supply noise tolerance <sup>1</sup>	DC to <50 Hz, sinusoidal			250	mVpp
		50 Hz to 500 kHz, sinusoidal			100	mVpp
		500 kHz to 2.5 MHz, sinusoidal			33	mVpp
		>2.5 MHz, sinusoidal			10	mVpp
T <sub>RampVCC</sub>	VCC supply ramp time	From 0 V to 3.0 V	0.150		100	ms
T <sub>J</sub>	Operating junction temperature		– 40		125	°C
T <sub>A</sub>	Operating ambient temperature		– 40		85	°C
PW <sub>LVCMOS</sub>	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PD, SEL	200			µs
V <sub>CC,SMBUS</sub>	SMBus/I <sup>2</sup> C SDA and SCL Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F <sub>SMBus</sub>	SMBus/I <sup>2</sup> C clock (SCL) frequency in SMBus slave mode		10		400	kHz
VID <sub>LAUNCH</sub>	Source differential launch amplitude		800		1200	mVpp

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DS160PR41 2, DS160PR42 1	UNIT
		RUA, 42 Pins	
R <sub>θJA</sub> - High K	Junction-to-ambient thermal resistance	26.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	14.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics application report](#).

## 6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power</b>						
POWER <sub>CH</sub>	Active power <b>per channel</b>	GAIN1/0 = L3		120		mW
		GAIN1/0 = L0		110		mW
I <sub>ACTIVE</sub>	Device current consumption when four channels are active	GAIN1/0 = L3, PD = L		145	190	mA
I <sub>STBY</sub>	Device current consumption in standby power mode	All channels disabled (PD = H)		30	45	mA
V <sub>REG</sub>	Internal regulator output			2.5		V
<b>Control IO</b>						
V <sub>IH</sub>	High level input voltage	SDA, SCL, PD, SEL pins	2.1			V
V <sub>IL</sub>	Low level input voltage	SDA, SCL, PD, SEL pins			1.08	V
V <sub>OH</sub>	High level output voltage	R <sub>pull-up</sub> = 4.7 kΩ (SDA, SCL pins)	2.1			V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = -4 mA (SDA, SCL pins)			0.4	V
I <sub>IH,SEL</sub>	Input high leakage current for SEL pin	V <sub>Input</sub> = VCC			80	μA
I <sub>IH</sub>	Input high leakage current	V <sub>Input</sub> = VCC, (SCL, SDA, PD pins)			10	μA
I <sub>IL</sub>	Input low leakage current	V <sub>Input</sub> = 0 V, (SCL, SDA, PD, SEL pins)	-10			μA
I <sub>IH,FS</sub>	Input high leakage current for fail safe input pins	V <sub>Input</sub> = 3.6 V, VCC = 0 V, (SCL, SDA, PD, SEL pins)			150	μA
C <sub>IN-CTRL</sub>	Input capacitance	SDA, SCL, PD, SEL pins		1.5		pF
<b>4 Level IOs (MODE, GAIN, EQ0, EQ1, RX_DET pins)</b>						
I <sub>IH_4L</sub>	Input high leakage current, 4 level IOs	VIN = 2.5 V			10	μA
I <sub>IL_4L</sub>	Input low leakage current for all 4 level IOs except MODE.	VIN = GND	-10			μA
I <sub>IL_4L,MODE</sub>	Input low leakage current for MODE pin	VIN = GND	-200			μA
<b>Receiver</b>						
V <sub>RX-DC-CM</sub>	RX DC Common Mode (CM) Voltage	Device is in active or standby state		2.5		V
Z <sub>RX-DC</sub>	Rx DC Single-Ended Impedance			50		Ω
Z <sub>RX-HIGH-IMP-DC-POS</sub>	DC input CM input impedance during Reset or power-down	Inputs are at CM voltage	20			kΩ
<b>Transmitter</b>						

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$Z_{TX-DIFF-DC}$	DC Differential Tx Impedance	Impedance of Tx during active signaling, VID,diff = 1Vpp		100		$\Omega$
$V_{TX-DC-CM}$	Tx DC common mode Voltage			0.75		V
$I_{TX-SHORT}$	Tx Short Circuit Current	Total current the Tx can supply when shorted to GND			90	mA

## 6.6 High Speed Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Receiver</b>						
$RL_{RX-DIFF}$	Input differential return loss	50 MHz to 1.25 GHz		-25		dB
		1.25 GHz to 2.5 GHz		-22		dB
		2.5 GHz to 4.0 GHz		-21		dB
		4.0 GHz to 8.0 GHz		-14		dB
$XT_{RX}$	Receive-side pair-to-pair isolation	Pair-to-pair isolation (SDD21) between two adjacent active receiver pairs from 10 MHz to 8 GHz.		-47		dB
<b>Transmitter</b>						
$V_{TX-AC-CM-PP}$	Tx AC Peak-to-Peak Common Mode Voltage	Measured with lowest EQ, GAIN = L3; PRBS-7, 16 Gbps, over at least $10^6$ bits using a bandpass-Pass Filter from 30 KHz - 500 Mhz			50	mVpp
$V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$	Absolute Delta of DC Common Mode Voltage during L0 and Electrical Idle	$V_{TX-CM-DC} =  V_{OUTn+} + V_{OUTn-} /2$ , Measured by taking the absolute difference of $V_{TX-CM-DC}$ during PCIe state L0 and Electrical Idle	0		100	mV
$V_{TX-CM-DC-LINE-DELTA}$	Absolute Delta of DC Common Mode Voltage between $V_{OUTn+}$ and $V_{OUTn-}$ during L0	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during PCIe state L0			10	mV
$V_{TX-IDLE-DIFF-AC-p}$	AC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during Electrical Idle, Measured with a band-pass filter consisting of two first-order filters. The High-Pass and Low-Pass -3-dB bandwidths are 10 kHz and 1.25 GHz, respectively - zero at input	0		10	mV
$V_{TX-IDLE-DIFF-DC}$	DC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of $V_{OUTn+}$ and $V_{OUTn-}$ during Electrical Idle, Measured with a first-order Low-Pass Filter with - 3-dB bandwidth of 10 kHz	0		5	mV
$V_{TX-RCV-DETECT}$	Amount of Voltage change allowed during Receiver Detection	Measured while Tx is sensing whether a low-impedance Receiver is present. No load is connected to the driver output	0		600	mV
$RL_{TX-DIFF}$	Output differential return loss	50 MHz to 1.25 GHz		-20		dB
		1.25 GHz to 2.5 GHz		-18		dB
		2.5 GHz to 4.0 GHz		-18		dB
		4.0 GHz to 8.0 GHz		-16		dB
$XT_{TX}$	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent active transmitter pairs from 10 MHz to 8 GHz.		-48		dB



over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Device Datapath</b>						
T <sub>PLHD/PHLD</sub>	Input-to-output latency (propagation delay) through a data channel	For either Low-to-High or High-to-Low transition		80	110	ps
L <sub>TX-SKEW</sub>	Lane-to-Lane Output Skew	Between any two lanes within a single transmitter.	-20		20	ps
T <sub>RJ-DATA</sub>	Additive Random Jitter with data	Difference between through redriver and baseline setup. 16Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		70		fs
T <sub>RJ-INTRINSIC</sub>	Intrinsic additive Random Jitter with clock	Difference between through redriver and baseline setup. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 400 mVpp-diff input swing.		90		fs
JITTER <sub>TOTAL-DATA</sub>	Additive Total Jitter with data	Difference between through redriver and baseline setup. 16 Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		4		ps
JITTER <sub>TOTAL-INTRINSIC</sub>	Intrinsic additive Total Jitter with clock	Difference between through redriver and baseline setup. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		1		ps
DCGAIN	DC flat gain input to output	Minimum EQ, GAIN = L0		-4.2		dB
		Minimum EQ, GAIN = L1		-1.8		dB
		Minimum EQ, GAIN = L2		0.25		dB
		Minimum EQ, GAIN = L3 (Float)		2.0		dB
EQ-MAX <sub>8G</sub>	EQ boost at max setting (EQ INDEX = 15)	AC gain at 8 GHz relative to gain at 100 MHz.		17		dB
DCGAIN <sub>VAR</sub>	DC gain variation	GAIN = L2, minimum EQ setting. Max-Min.	-2.3		1.7	dB
EQGAIN <sub>VAR</sub>	EQ boost variation	At 8 Ghz. GAIN1/0 = L2, maximum EQ setting. Max-Min.	-3.3		3.7	dB
LIN <sub>DC</sub>	Output DC Linearity	GAIN = L3 (default). 128T pattern at 2.5 Gbps.		1000		mVpp
LIN <sub>AC</sub>	Output AC Linearity	GAIN = L3 (default). 1T pattern at 16 Gbps.		750		mVpp

## 6.7 SMBUS/I2C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Slave Mode</b>						
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter				50	ns
t <sub>HD-STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated		0.6			μs
t <sub>LOW</sub>	LOW period of the SCL clock		1.3			μs
T <sub>HIGH</sub>	HIGH period of the SCL clock		0.6			μs
t <sub>SU-STA</sub>	Set-up time for a repeated START condition		0.6			μs
t <sub>HD-DAT</sub>	Data hold time		0			μs

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{\text{SU-DAT}}$	Data setup time		0.1			$\mu\text{s}$
$t_r$	Rise time of both SDA and SCL signals	Pull-up resistor = 4.7 k $\Omega$ , Cb = 10pF		120		ns
$t_f$	Fall time of both SDA and SCL signals	Pull-up resistor = 4.7 k $\Omega$ , Cb = 10pF		2		ns
$t_{\text{SU-STO}}$	Set-up time for STOP condition		0.6			$\mu\text{s}$
$t_{\text{BUF}}$	Bus free time between a STOP and START condition		1.3			$\mu\text{s}$
$t_{\text{VD-DAT}}$	Data valid time				0.9	$\mu\text{s}$
$t_{\text{VD-ACK}}$	Data valid acknowledge time				0.9	$\mu\text{s}$
$C_b$	capacitive load for each bus line				400	pF

## 6.8 Typical Characteristics




图 6-1. Typical EQ Boost vs Frequency




图 6-2. Typical EQ Boost over Voltage and Temperature with EQ=15

## 6.8 Typical Characteristics




图 6-3. Typical RX Differential Return Loss

## 6.8 Typical Characteristics





图 6-4. Typical TX Differential Return Loss



## 6.8 Typical Characteristics




图 6-5. Typical Jitter Characteristics - Top: 16Gbps PRBS15 Input to the Device, Bottom: Output of the Device.

## 7 Detailed Description

### 7.1 Overview


The DS160PR412 is a four channel linear redriver with integrated demultiplexer (demux). The low-power high-performance linear repeater or redriver is designed to support PCIe 1.0/2.0/3.0/4.0. The device is a protocol agnostic linear redriver that can operate for interfaces up to 16 Gbps.

The DS160PR412 can be configured two different ways:

**Pin Mode** – device control configuration is done solely by strap pins. Pin mode is expected to be good enough for many system implementation needs.

**SMBus/I<sup>2</sup>C Slave Mode** – provides most flexibility. Requires a SMBus/I<sup>2</sup>C master device to configure DS160PR412 through writing to its slave address.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Linear Equalization

The DS160PR412 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost to help equalize the frequency-dependent insertion loss effects of the passive channel. 表 7-1 shows available equalization boost through EQ control pins (EQ1 and EQ0), when in Pin Control mode (MODE = L0).

表 7-1. Equalization Control Settings

EQUALIZATION SETTING			TYPICAL EQ BOOST (dB)	
EQ INDEX	EQ1_0 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_0 (Ch0-3) / EQ0_1 (Ch 4-7)	@ 4 GHz	@ 8 GHz
0	L0	L0	0.0	-0.1
1	L0	L1	1.5	4.5
2	L0	L2	2.0	5.5
3	L0	L3	2.5	6.5
4	L1	L0	2.7	7.0
5	L1	L1	3.0	8.0
6	L1	L2	4.0	9.0
7	L1	L3	5.0	10.0
8	L2	L0	6.0	11.0
9	L2	L1	7.0	12.0
10	L2	L2	7.5	12.5
11	L2	L3	8.0	13.0
12	L3	L0	8.5	14.0
13	L3	L1	9.5	15.0
14	L3	L2	10.0	16.0
15	L3	L3	11.0	17.0

The equalization of the device can also be set by writing to SMBus/I<sup>2</sup>C registers in slave mode. Refer to the [DS160PR412/421 Programming Guide](#) for details.

### 7.3.2 Flat Gain

The GAIN pin can be used to set the overall datapath flat gain (broadband gain including high frequency) of the DS160PR412 when the device is in Pin Mode. The default recommendation for most systems will be GAIN = L3 (float).

The flat gain and equalization of the DS160PR412 must be set such that the output signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively.

Note the device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/I<sup>2</sup>C registers.

### 7.3.3 Receiver Detect State Machine

The DS160PR412 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At device power up or through manually triggered event using PD or SEL pin or writing to the relevant I<sup>2</sup>C/SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX\_DET pin of DS160PR412 provides additional flexibility for system designers to appropriately set the device in desired mode according to 表 7-2. For the PCIe application the RX\_DET pin can be left floating for default settings.

Note power up ramp or PD/SEL event triggers RX detect for all four channels. In applications where DS160PR412 channels are used for multiple PCIe links, the RX detect function can be performed for individual channels through writing in appropriate I<sup>2</sup>C/SMBus registers.

表 7-2. Receiver Detect State Machine Settings

PD	RX_DET	RX Common-mode Impedance	COMMENTS
L	L0	Always 50 Ω	PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR412 is used as buffer with equalization.



**表 7-2. Receiver Detect State Machine Settings (continued)**

PD	RX_DET	RX Common-mode Impedance	COMMENTS
L	L3 (Float)	Pre Detect: Hi-Z Post Detect: 50 $\Omega$ .	TX polls every $\approx 150 \mu\text{s}$ until valid termination is detected. RX CM impedance held at Hi-Z until detection Reset by asserting PD high for 200 $\mu\text{s}$ then low.
H	X	Hi-Z	Reset Channels 0-3 signal path and set their RX impedance to Hi-Z
L	X	Pre Detect: Hi-Z Post Detect: 50 $\Omega$ .	Reset Channels 4-7 signal path and set their RX impedance to Hi-Z.
H	X	Hi-Z	

## 7.4 Device Functional Modes

### 7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX\_DET = L3 (float). This mode is recommended for PCIe use cases. In this mode PD pin is driven low in a system (for example by PCIe connector "PRSNT" signal). In this mode, the device redrives and equalizes PCIe RX or TX signals to provide better signal integrity.

### 7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by RX\_DET = L0. This mode is recommended for non-Pcie use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

### 7.4.3 Standby Mode

The device is in standby mode invoked by PD = H. In this mode, the device is in standby mode conserving power.

## 7.5 Programming

### 7.5.1 Control and Configuration Interface

#### 7.5.1.1 Pin Mode

The DS160PR412 can be fully configured through pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings.

##### 7.5.1.1.1 Four-Level Control Inputs

The DS160PR412 has five (EQ0, EQ1, GAIN, MODE, and RX\_DET) 4-level inputs pins that are used to control the configuration of the device. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better. The EQ0, EQ1, GAIN, and RX\_DET pins are sampled at power-up only. The MODE pin can be exercised at device power up or in normal operation mode.

**表 7-3. 4-Level Control Pin Settings**

LEVEL	SETTING
L0	1 k $\Omega$ to GND
L1	13 k $\Omega$ to GND
L2	59 k $\Omega$ to GND
L3	F (Float)

#### 7.5.1.2 SMBUS/I<sup>2</sup>C Register Control Interface

If MODE = L2 (SMBus / I<sup>2</sup>C slave control mode), the DS160PR412 is configured for best signal integrity through a standard I<sup>2</sup>C or SMBus interface that may operate up to 400 kHz. The slave address of the DS160PR412 is determined by the pin strap settings on the ADDR and MODE pins. The eight possible slave addresses (7-bit) for each channel banks of the device are shown in 表 7-4. In SMBus/I<sup>2</sup>C modes the SCL, SDA pins must be pulled

up to a 3.3 V supply with a pull-up resistor. The value of the resistor depends on total bus capacitance. 4.7 k $\Omega$  is a good first approximation for a bus capacitance of 10 pF.

Refer to the [DS160PR412/421 Programming Guide](#) for details.

**表 7-4. SMBUS/I2C Slave Address Settings**

MODE	ADDR	7-bit Slave Address Channels 0-1	7-bit Slave Address Channels 2-3
L1	L0	0x18	0x19
L1	L1	0x1A	0x1B
L1	L2	0x1C	0x1D
L1	L3	0x1E	0x1F
L2	L0	0x20	0x21
L2	L1	0x22	0x23
L2	L2	0x24	0x25
L2	L3	0x26	0x27

## 8 Application and Implementation

---

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

The DS160PR412 is a high-speed linear repeater with integrated demux . The device extends the reach of a differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

### 8.2 Typical Applications

The DS160PR412 is a PCI Express linear redriver that can also be configured as interface agnostic redriver by disabling its RX detect feature. The device can be used in wide range of interfaces including:

- PCI Express
- Ultra Path Interconnect (UPI)
- SATA
- SAS
- Display Port

### 8.2.1 PCIe x8 Lane Switching

The DS160PR412 and DS160PR421 can be used in desktop motherboard applications to switch PCIe lanes from a CPU in to one of the two PCIe CEM connectors. 图 8-1 shows a simplified schematic for the configuration. Two DS160PR412 demultiplex eight TX channels from CPU into one of the two PCIe slots. On the other hand two DS160PR421 multiplex eight RX channels from one of the two PCIe slots to CPU.




图 8-1. Simplified Schematic for PCIe Lane Switching for PC Desktop Application

### 8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use 85  $\Omega$  impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-ended segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For Gen 3.0 and Gen 4.0, AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

### 8.2.1.2 Detailed Design Procedure


In PCIe Gen 4.0 and Gen 3.0 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 16 Gbps and 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – pre-shoot and de-emphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint.

Note that there is no link training in PCIe Gen 1.0 (2.5 Gbps) or PCIe Gen 2.0 (5.0 Gbps) applications. The DS160PR412 is placed in between the Tx and Rx. It helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily.

For operation in Gen 4.0 and Gen 3.0 links, the DS160PR412 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCIe Gen 4.0 or Gen 3.0 link to train and optimize the equalization settings. The suggested setting for the device is GAIN = L3 (default). Adjustments to the EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The Tx equalization presets or CTLE and DFE coefficients in the Rx can also be adjusted to further improve the eye opening.

### 8.2.1.3 Pin-to-pin Passive versus Redriver Option

For eight lane PCIe lane muxing application a topology is illustrated where two DS160PR412 and two DS160PR421 are used. There are system use cases where the PCIe link loss is low enough that a signal conditioner such as linear redrivers may not be needed. In such use cases system engineers may consider passive mux to achieve same lane muxing topology. The four channel passive mux/demux TMUXHS4412 is pin-to-pin (p2p) compatible with the DS160PR412 and DS160PR421. This p2p component availability provides great flexibility for system implementation engineers where the need for redriver is not completely clear. [Figure 8-2](#) illustrates p2p passive vs redriver option to implement PCIe lane switching.



**图 8-2. Pin-to-pin passive vs redriver option for PCIe lane switching**

### 8.2.1.4 Application Curves

The DS160PR412 is a linear redriver that can be used to extend channel reach of a PCIe link. Normally, PCIe-compliant TX and RX are equip with signal-conditioning functions and can handle channel losses of up to 28 dB at 8 GHz. In real implementation the channel reach is often lower. With the DS160PR412 in the link, the total channel loss between a PCIe root complex and an end-point can be extended up to 42 dB at 8 GHz.

图 8-3 shows an electric link that models a single channel of a PCIe link and eye diagrams measured at different locations along the link. The source that models a PCIe Transmitter sends a 16 Gbps PRBS-15 signal with P7 presets. After a transmission channel with  $-30$  dB at 8 GHz insertion loss, the eye diagram is fully closed. The DS160PR412 with its CTLE set to the maximum (17 dB boost) together with the source TX equalization compensates for the losses of the pre-channel (TL1) and opens the eye at the output of the device.

The post-channel (TL2) losses mandate the use of PCIe RX equalization functions such as CTLE and DFE that are normally available in a PCIe-compliant receiver.




图 8-3. PCIe 4.0 Link Reach Extension Using the DS160PR412

## 8.2.2 DisplayPort Application

The DS160PR412 can be used as a four channel DisplayPort (DP) redriver demux for data rates up to 20 Gbps. To use the device in a non-PCIe application, the RX\_DET pin must be pin-strapped to GND with 1 k $\Omega$  resistor (L0).

The inverted DisplayPort HPD signal can be used to put the device into standby mode by using its PD pin. Note in a DisplayPort link a sink can use HPD line to create an interrupt for its link partner source. If HPD signal is used for power management an RC filter must be installed to filter out HPD interrupt signals.

The device is a linear redriver which is agnostic to DP link training. The DP link training negotiation between a display source and sink stays effective through the device. The redriver becomes part of the electrical channel along with passive traces, cables, and so forth, resulting into optimum source and sink parameters for best electrical link.

图 8-4 shows a simplified schematic for DisplayPort demultiplexing application using DS160PR412. Auxiliary and Hot plug detect (HPD) are demuxed outside of DS160PR412. If system use case requires implementing DP power states, the device must be controlled by the I<sup>2</sup>C or the pin-strap pins.




图 8-4. Simplified Schematic for DisplayPort Demultiplexer Application

## 9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

1. The power supply should be designed to provide the operating conditions outlined in the recommended operating conditions section in terms of DC voltage, AC noise, and start-up ramp time.
2. The DS160PR412 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1  $\mu\text{F}$  capacitor per VCC pin, one 1.0  $\mu\text{F}$  bulk capacitor per device, and one 10  $\mu\text{F}$  bulk capacitor per power bus that delivers power to one or more devices. The local decoupling (0.1  $\mu\text{F}$ ) capacitors must be connected as close to the VCC pins as possible and with minimal path to the device ground pad.
3. The DS160PR412 voltage regulator output pins require decoupling caps of 0.1  $\mu\text{F}$  near each pins. The regulator is only for internal use. Do not use to provide power to any external component.



## 10 Layout

### 10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

1. Decoupling capacitors should be placed as close to the VCC pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.

## 11 Layout Example

图 11-1 shows DS160PR412 layout example.




图 11-1. DS160PR412 layout example

图 11-2 shows a layout illustration where two DS160PR412 and two DS160PR421 are used to switch 8 lanes between two PCIe slots.




图 11-2. Layout example for PCIe lane muxing application

## 12 Device and Documentation Support

### 12.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.5 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">DS160PR412RUAR</a>	Active	Production	WQFN (RUA)   42	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR412
DS160PR412RUAR.B	Active	Production	WQFN (RUA)   42	3000   LARGE T&R	-	Call TI	Call TI	-40 to 85	
<a href="#">DS160PR412RUAT</a>	Active	Production	WQFN (RUA)   42	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR412
DS160PR412RUAT.B	Active	Production	WQFN (RUA)   42	250   SMALL T&R	-	Call TI	Call TI	-40 to 85	

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## GENERIC PACKAGE VIEW


**RUA 42**



**WQFN - 0.8 mm max height**

9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





4219139/A 03/2020

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4219139/A 03/2020

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 12X

EXPOSED PAD 43  
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月