









DRV8306 ZHCSHZ0A – APRIL 2018 – REVISED JULY 2018

DRV8306 38V 无刷直流电机控制器

1 特性

- 6V 至 38V、三个半桥栅极驱动器,集成了 3 个霍尔比较器
 - 40V 绝对最大额定值
 - 针对 12V 和 24V 直流电源轨进行了全面优化
 - 驱动高侧和低侧 N 沟道 MOSFET
 - 支持 100% PWM 占空比
- 智能栅极驱动架构
 - 通过可调压摆率控制实现更出色的 EMI 和 EMC 性能
 - 通过 V_{GS} 握手和最小死区时间插入方法避免击穿
 - 15mA 至 150mA 峰值拉电流
 - 30mA 至 300mA 峰值灌电流
- 通过霍尔传感器集成了换向
 - 120° 梯形电流控制
 - 支持低成本霍尔元件
 - 通过转速输出信号 (FGOUT) 实现闭环速度控制
- 集成栅极驱动器电源
 - 高侧电荷泵
 - 低侧线性稳压器
- 逐周期电流限制
- 支持 1.8V、3.3V 和 5V 逻辑输入
- 低功耗睡眠模式
- 3.3V、30mA 线性稳压器
- 紧凑型 VQFN 封装和外形尺寸
- 集成式保护 特性
 - VM 欠压闭锁 (UVLO)
 - 电荷泵欠压 (CPUV)
 - MOSFET 过流保护 (OCP)
 - 栅极驱动器故障 (GDF)
 - 热关断 (OTSD)
 - 故障状态指示器 (nFAULT)

2 应用

- BLDC 电机模块
- 服务机器人
- 真空吸尘器
- 无人机、机器人和遥控玩具
- 白色家电
- ATM 和点钞机

3 说明

DRV8306 器件是一款集成式栅极驱动器,适用于三相无刷直流 (BLDC) 电机 应用。此器件具有三个半桥栅极驱动器,每个驱动器都能够驱动高侧和低侧 N 沟道功率 MOSFET。DRV8306 器件使用集成电荷泵为高侧 MOSFET 生成合适的栅极驱动电压,并使用线性稳压器为低侧 MOSFET 生成合适的栅极驱动电压。智能栅极驱动架构支持高达 150mA 的峰值栅极驱动拉电流和 300mA 的峰值栅极驱动灌电流以及 15mA rms 栅极驱动电流能力。

此器件为梯形 BLDC 电机提供内部 120° 换向。DRV8306 器件具有三个霍尔比较器,它们使用来自霍尔元件的输入进行内部换向。可通过 PWM 引脚对电机相电压的占空比进行调整。通过额外提供的制动(nBRAKE) 和方向 (DIR) 引脚可制动 BLDC 电机和设置电机方向。使用提供的 3.3V、30mA 低压降 (LDO)稳压器可为外部控制器和霍尔元件供电。此外提供额外的 FGOUT 信号来衡量换向频率。该信号可用于实现BLDC 电机的闭环控制。


提供了低功耗睡眠模式,以通过关断大部分的内部电路实现较低的静态电流消耗。针对欠压锁定、电荷泵故障、MOSFET 过流、MOSFET 短路、栅极驱动器故障和过热等情况,提供内部保护功能。故障情况通过nFAULT 引脚指示。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
DRV8306	VQFN (32)	4.00mm × 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图





\neg	
אגיוד	

1 2 3	特性	8 Application and Implementation 8.1 Application Information	26
4	修订历史记录	9 Power Supply Recommendations	34
6	Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings 4 6.3 Recommended Operating Conditions 5 6.4 Thermal Information 5 6.5 Electrical Characteristics 5	10 Layout	35 36 37 37
7	6.6 Typical Characteristics 8 Detailed Description 10 7.1 Overview 10 7.2 Functional Block Diagram 11 7.3 Feature Description 12 7.4 Device Functional Modes 25	11.4 社区资源	37 37 38

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Original (April 2018) to Revision A

Page

• 己更改 数据表状态从预告信息更改成了生产数据......1



5 Pin Configuration and Functions



Pin Functions

PI	N	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE\/	DESCRIPTION
AGND	25	PWR	Device analog ground. Connect to system ground.
СРН	1	PWR	Charge-pump switching node. Connect a X5R or X7R, 22-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL	32	PWR	Charge-pump switching node. Connect a X5R or X7R, 22-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DIR	29	I	Direction pin for setting the direction of the motor rotation to clockwise or counterclockwise. Internal pulldown resistor.
DVDD	26	PWR	3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE	24	I	Gate driver enable. When this pin is logic low the device enters a low-power sleep mode. A 15 to 40-µs low pulse can be used to reset fault conditions.
FGOUT	28	OD	Outputs a commutation zero crossing signal generated from Hall sensors.
GHA	5	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	11	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	12	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	7	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	9	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	14	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
HNA	20	I	Hall element negative input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
HNB	18	I	Hall element negative input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
HNC	16	I	Hall element negative input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
HPA	19	I	Hall element positive input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
НРВ	17	I	Hall element positive input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
HPC	15	I	Hall element positive input. Noise filter capacitors may be desirable, connected between the positive and negative Hall inputs.
IDRIVE	22	I	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
ISEN	8	I	Current sense for pulse-by-pulse current limit. Connect to low-side current sense resistor.
PGND	31	PWR	Device power ground. Connect to system ground.

(1) PWR = power, I = input, O = output, OD = open-drain



Pin Functions (continued)

PIN	ı	TYPE ⁽¹⁾	DECORPORTION
NAME	NO.	I TYPE'''	DESCRIPTION
PWM	27	1	PWM input for motor control. Set the output voltage and switching frequency of the phase voltage of the motor.
SHA	6	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	10	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	13	1	High-side source sense input. Connect to the high-side power MOSFET source.
VCP	2	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN	4	1	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS	23	1	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VM	3	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
nBRAKE	30	I	Causes motor to brake. Internal pulldown resistor.
nFAULT	21	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	40	V
Voltage differential between any ground pin (AGND, DGND, PGND)	-0.5	0.5	V
Internal logic regulator voltage (DVDD)	-0.3	3.8	V
MOSFET voltage sense (VDRAIN)	-0.3	40	V
Charge pump voltage (VCP, CPH)	-0.3	VM + 13.5	V
Charge pump negative switching pin voltage (CPL)	-0.3	VM	V
Digital pin voltage (PWM, DIR, nBRAKE, nFAULT, ENABLE, VDS, IDRIVE, FGOUT)	-0.3	5.75	V
Open drain output current range (nFAULT, FGOUT)	0	5	mA
Continuous high-side gate pin voltage (GHX)	-2	VCP + 0.5	V
Pulsed 200 ns high-side gate pin voltage (GHX)	-5	VCP + 0.5	V
High-side gate voltage with respect to SHX (GHX)	-0.3	13.5	V
Continuous phase node pin voltage (SHX)	-2	VM + 2	V
Pulsed 200 ns phase node pin voltage (SHX)	-5	VM + 2	V
Continuous low-side gate pin voltage (GLX)	-1	13.5	V
Pulsed 200 ns low-side gate pin voltage (GLX)	-5	13.5	V
Gate pin source current (GHX, GLX)	Interna	ally limited	Α
Gate pin sink current (GHX, GLX)	Interna	ally limited	Α
Hall sensor input terminal voltage (HPA, HPB, HPC, HNA, HNB, HNC)	0	DVDD	V
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	/(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _(ESD) Electrostatic discharge	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

⁽²⁾ JEDÉC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{VM}	Power supply voltage range	6	38	V
VI	Logic level input voltage range	0	5.5	V
f _{PWM}	Applied PWM signal (PWM)		200 (1)	kHz
I _{GATE_HS}	High-side average gate drive current (GHX)		15 ⁽¹⁾	mA
I _{GATE_LS}	Low-side average gate drive current (GLX)		15 ⁽¹⁾	mA
I _{DVDD}	DVDD external load current		30 (1)	mA
f _{HALL}	Hall sensor input frequency	0	30	kHz
V _{OD}	Open drain pull up voltage (nFAULT, FGOUT)	0	5.5	V
I _{OD}	Open drain output current (nFAULT, FGOUT)	0	5	mA
T _A	Operating ambient temperature	-40	125	°C

⁽¹⁾ Power dissipation and thermal limits must be observed

6.4 Thermal Information

		DRV8306	
	THERMAL METRIC ⁽¹⁾	RSM (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.9	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	2.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at $V_{VM} = 6$ to 38 V over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLIES (VM, DVDD)					
I _{VM}	VM operating supply current	V _{VM} = 24 V; ENABLE = 1; PWM = 0 V		5	8	mA
	VM aloop made aupply augrent	ENABLE = 0; V _{VM} = 24 V, T _A = 25°C		20	40	
I _{VMQ}	VM sleep mode supply current	ENABLE = 0, V _{VM} = 24 V, T _A = 125°C			100	μΑ
t _{RST}	Reset pulse time	ENABLE = 0 V period to reset faults	15		40	μs
t _{SLEEP}	Sleep time	ENABLE = 0 V to driver tri-stated			200	μs
t _{WAKE}	Wake-up time	$V_{VM} > V_{UVLO}$; ENABLE = 3.3 V to output transistion			1	ms
V _{DVDD}	Internal logic regulator voltage	I _{DVDD} = 0 to 30 mA	2.9	3.3	3.6	V
CHARGE PI	JMP (VCP, CPH, CPL)		•		•	
	VCP operating voltage with respect	V _M = 12 to 38 V; I _{VCP} = 0 to 15 mA	7	10	11.5	
.,		V _M = 10 V; I _{VCP} = 0 to 10 mA	6.5	7.5	9.5	
V _{VCP}	to VM	V _M = 8 V; I _{VCP} = 0 to 5 mA	5	6	7.5	V
		V _M = 6 V; I _{VCP} = 0 to 1 mA	3.8	4.3	6.5	
LOGIC-LEV	EL INPUTS (PWM, DIR, nBRAKE)		•		•	
V _{IL}	Input logic low voltage		0		0.8	V
V _{IH}	Input logic high voltage		1.5		5.5	V
V _{HYS}	Input logic hysteresis		100			mV
I _{IL}	Input logic low current	V _{PIN} (Pin Voltage) = 0 V	-1		1	μΑ



Electrical Characteristics (continued)

at $V_{VM} = 6$ to 38 V over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IH}	Input logic high current	V _{PIN} (Pin Voltage) = 5 V			100	μΑ
R_{PD}	Pulldown resistance (PWM, DIR, nBRAKE)	Internal pulldown to AGND		100		$k\Omega$
LOGIC-LE	VEL INPUTS (ENABLE)					
V_{IL}	Input logic low voltage		0		0.6	V
V_{IH}	Input logic high voltage		1.5		5.5	V
V_{HYS}	Input logic hysteresis		100			mV
I _{IL}	Input logic low current	V _{PIN} (Pin Voltage) = 0 V	-10		10	μΑ
I _{IH}	Input logic high current	V _{PIN} (Pin Voltage) = 5 V	-5		5	μΑ
SEVEN-LE	EVEL INPUTS (IDRIVE, VDS)					
V _{I1}	Input mode 1 voltage	Tied to AGND		0		V
V _{I2}	Input mode 2 voltage	18 kΩ ± 5% to AGND		0.5		V
V _{I3}	Input mode 3 voltage	75 kΩ ± 5% to AGND		1.1		V
V _{I4}	Input mode 4 voltage	Hi-Z		1.65		V
V _{I5}	Input mode 5 voltage	75 k Ω ± 5% to DVDD		2.2		V
V _{I6}	Input mode 6 voltage	18 k Ω ± 5% to DVDD		2.8		V
V _{I7}	Input mode 7 voltage	Tied to DVDD		3.3		V
OPEN-DR	AIN OUTPUTS (nFAULT, FGOUT)		1			
V _{OL}	Output logic low voltage	I _{OD} = 2 mA			0.1	V
l _{OZ}	Output logic high current	V _{OD} = 5 V	-1		1	μΑ
GATE DRI	VERS (GHX, SHX, GLX)					
	High-side V _{GS} gate drive (gate-to-source)	V _{VM} = 12 to 38 V; I _{HS_GATE} = 0 to 15 mA	7	10	11.5	
		V _{VM} = 10 V; I _{HS_GATE} = 0 to 10 mA	6.5	7.5	8.5	.,
V_{GHS}		$V_{VM} = 8 \text{ V}; I_{HS_GATE} = 0 \text{ to 5 mA}$	5	6	7	V
		$V_{VM} = 6 \text{ V}; I_{HS_GATE} = 0 \text{ to } 1 \text{ mA}$	3.8	4.3	6.5	
		V _{VM} = 12 to 38 V; I _{LS_GATE} = 0 to 15 mA	7.5	10	12.5	V
	Low-side V _{GS} gate drive (gate-to-	V _{VM} = 10 V; I _{LS GATE} = 0 to 10 mA	5.5	7.5	9.5	
V_{GSL}	source)	$V_{VM} = 8 \text{ V}; I_{LS \text{ GATE}} = 0 \text{ to 5 mA}$	3.5	6	8.5	
		$V_{VM} = 6 \text{ V}$; $I_{LS \text{ GATE}} = 0 \text{ to 1 mA}$	3	4.3	6.5	
t _{DEAD}	Output dead time			120		ns
t _{DRIVE}	Peak gate drive time			4000		ns
		IDRIVE tied to AGND		15		
		IDRIVE 18 kΩ (±5%) to AGND		45		
		IDRIVE 75 kΩ (±5%) to AGND		60		
I _{DRIVEP}	Peak source gate current (high-side and low-side)	IDRIVE Hi-Z (> 500 kΩ to AGND)		90		mA
	and low-side)	IDRIVE 75 kΩ (±5%) to DVDD		105		
		IDRIVE 18 kΩ (±5%) to DVDD		135		
		IDRIVE tied to DVDD		150		
		IDRIVE tied to AGND		30		
		IDRIVE 18 kΩ (±5%) to AGND		90		
		IDRIVE 75 kΩ (±5%) to AGND		120		
I _{DRIVEN}	Peak sink gate current (high-side	IDRIVE Hi-Z (> 500 kΩ to AGND)		180		mA
	and low-side)	IDRIVE 75 kΩ (±5%) to DVDD		210		
		IDRIVE 18 kΩ (±5%) to DVDD		270		
		IDRIVE tied to DVDD		300		




Electrical Characteristics (continued)

at V_{VM} = 6 to 38 V over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	EET holding ourrent	Source current after t _{DRIVE}		15		m Λ
I _{HOLD}	FET holding current	Sink current after t _{DRIVE}		30		mA
I _{STRONG}	FET hold-off strong pulldown	GHX and GLX		300		mA
R _{OFF}	FET gate hold-off resistor	GHX to SHX and GLX to PGND		150		kΩ
t _{PD}	Propagation delay	PWM transition to GHX/GLX transition		180	250	ns
HALL SENS	OR INPUTS (HPX, HNX)					
V _{HYS}	Hall comparator hysteresis voltage		20	30	40	mV
ΔV _{HYS}	Hall comparator hysteresis difference	Between A, B and C	-5		5	mV
V_{ID}	Hall comparator input differential		50			mV
V _{CM}	Hall comparator input common mode voltage CM range		1.5		3.5	V
I _I	Input leakage current	HPX = HNX = 0 V	-1		1	μΑ
t _{HDEG}	Hall deglitch time			5		μs
CYCLE-BY-	CYCLE CURRENT LIMIT (ISEN)					
V _{LIMIT}	Voltage limit across R _{SENSE} for the current limiter		0.225	0.25	0.275	V
t _{BLANK}	Time that V _{LIMIT} is ignored from the start of the PWM cycle			5		μs
PROTECTIO	ON CIRCUITS					
.,		VM falling, UVLO report	5.4		5.8	
V_{UVLO}	VM undervoltage lockout	VM rising, UVLO recovery	5.6		6	V
V _{UVLO_HYS}	VM undervoltage hysteresis	Rising to falling threshold		200		mV
t _{UVLO_DEG}	VM undervoltage deglitch time	VM falling, UVLO report		10		μs
V _{CPUV}	Charge pump undervoltage	With respect to VM		2.4		V
	0.4.11.1.1.14	Positive clamping voltage	10.5		15	
V _{GS_CLAMP}	Gate drive clamping voltage	Negative clamping voltage		-0.6		V
		VDS tied to AGND		0.15		
		VDS 18 kΩ (±5%) to AGND		0.24		
		VDS 75 kΩ (±5%) to AGND		0.4		
V _{DS OCP}	V _{DS} overcurrent trip voltage	VDS Hi-Z (> 500 k Ω to AGND)		0.6		V
_		VDS 75 kΩ (±5%) to DVDD		0.9		
		VDS 18 kΩ (±5%) to DVDD		1.8		
		VDS tied to DVDD		Disabled		
V _{SEN_OCP}	V _{SENSE} overcurrent trip voltage		1.7	1.8	1.9	V
t _{OCP_DEG}	V _{DS} and V _{SENSE} overcurrent deglitch time			4.5		μs
t _{RETRY}	Overcurrent retry time			4		ms
T _{OTSD}	Thermal shutdown temperature	Die temperature T _i	150	170		°C
T _{HYS}	Thermal hysteresis	Die temperature T _i	+	20		°C


TEXAS INSTRUMENTS

6.6 Typical Characteristics





Typical Characteristics (接下页)





7 Detailed Description

7.1 Overview

The DRV8306 device is an integrated 6-V to 38-V gate driver for three-phase motor-drive applications. The device reduces system component count, cost, and complexity by integrating three independent half-bridge gate drivers, charge pump, and linear low-dropout (LDO) regulator for the high-side and low-side gate-driver supply voltages. A hardware interface (H/W) option allows for configuring the most commonly used settings through fixed external resistors.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 150-mA source and 300-mA sink peak currents with a 15-mA average output current. The high-side gate drive supply voltage is generated using a doubler charge-pump architecture that regulates the VCP output to V_{VM} + 10 V. The low-side gate drive supply voltage is generated using a linear regulator from the VM power supply that regulates to 10 V. A smart gate-drive architecture provides the ability to adjust the output gate-drive current strength allowing for the gate driver to control the power MOSFET V_{DS} switching speed. This allows for the removal of external gate drive resistors and diodes reducing BOM component count, cost, and PCB area. The architecture also uses an internal state machine to protect against gate-drive short-circuit events, control the half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.


The DRV8306 device also integrates three Hall comparators for rotor position sensing using the Hall elements. This input is used for electronically commutating the BLDC motor in trapezoidal mode. This device also has a 3.3-V LDO regulator which can be powered up to loads up to 30 mA.

In addition to the high level of device integration, the DRV8306 device provides a wide range of integrated protection features. These features include power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), V_{DS} and V_{SENSE} overcurrent monitoring (OCP), gate-driver short-circuit detection (GDF), and overtemperature shutdown (OTSD). Fault events are indicated by the nFAULT pin.

The DRV8306 device is available in a 0.4-mm pin pitch, VQFN surface-mount package. The VQFN package size is 4-mm × 4-mm.



7.2 Functional Block Diagram





7.3 Feature Description

表 1 lists the recommended values of the external components for the gate driver.

表 1. DRV8306 Gate-Driver External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	PGND	X5R or X7R, 0.1-μF, VM-rated capacitor
C _{VM2}	VM	PGND	≥ 10-µF, VM-rated capacitor
C _{VCP}	VCP	VM	X5R or X7R, 16-V, 1-μF capacitor
C _{SW}	CPH	CPL	X5R or X7R, VM-rated capacitor, 22-nF capacitor
C _{DVDD}	DVDD	AGND	X5R or X7R, 1-µF, 6.3-V capacitor
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	Pullup resistor
R_{PWM}	PWM	AGND or DVDD	DRV8306 hardware interface
R _{BRK}	nBRAKE	AGND or DVDD	DRV8306 hardware interface
R _{DIR}	DIR	AGND or DVDD	DRV8306 hardware interface
R _{IDRIVE}	IDRIVE	AGND or DVDD	DRV8306 hardware interface
R _{VDS}	VDS	AGND or DVDD	DRV8306 hardware interface

⁽¹⁾ The VCC pin is not a pin on the DRV8306 device, but a VCC supply-voltage pullup is required for the open-drain output nFAULT and SDO. These pins can also be pulled up to DVDD.

7.3.1 Three Phase Smart Gate Drivers

The DRV8306 device integrates three, half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. A doubler charge pump provides the proper gate bias voltage to the high-side MOSFET across a wide operating voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs.

The DRV8306 device implements a smart gate-drive architecture which lets the user dynamically adjust the gate drive current (through the IDRIVE pin) without requiring external gate current limiting resistors. Additionally, this architecture provides a variety of protection features for the external MOSFETs including automatic dead-time insertion, parasitic dV/dt gate turnon prevention, and gate-fault detection.

7.3.1.1 PWM Control Mode (1x PWM Mode)

The DRV8306 device provides a 1x PWM control mode for driving the BLDC motor into trapezoidal current-control mode. The DRV8306 device uses 6-step block commutation tables that are stored internally. This feature lets a three-phase BLDC motor be controlled using a single PWM sourced from a simple controller. The PWM is applied on the PWM pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the HPA, HNA, HPB, HNB, HPC and HNC pins which are used as state logic inputs. The state inputs are the position feedback of the BLDC motor. The device always operates with synchronous rectification.

The DIR pin controls the direction of BLDC motor in either clockwise or counter-clockwise direction. Tie the DIR pin low if this feature is not required.

The nBRAKE input halts the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when it is pulled low. This brake is independent of the states of the other input pins. Tie the nBRAKE pin high if this feature is not required.



表 2. Synchronous 1x	PWM	Mode
---------------------	-----	------

	HALL INPUTS								GATE-DRIVE OUTPUTS						
STATE	DIR = 0			DIR = 1			PHASE A		PHASE B		PHASE C		DECODIDEION		
SIAIE	HALL_A	HALL_B	HALL_C	HALL_A	HALL_B	HALL_C	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION		
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop		
Align	1	1	1	1	1	1	PWM	!PWM	L	Н	L	Н	Align		
1	1	1	0	0	0	1	L	L	PWM	!PWM	L	Н	$B \rightarrow C$		
2	1	0	0	0	1	1	PWM	!PWM	L	L	L	Н	$A\toC$		
3	1	0	1	0	1	0	PWM	!PWM	L	Н	L	L	$A \rightarrow B$		
4	0	0	1	1	1	0	L	L	L	Н	PWM	!PWM	$C \to B$		
5	0	1	1	1	0	0	L	Н	L	L	PWM	!PWM	$C \rightarrow A$		
6	0	1	0	1	0	1	L	Н	PWM	!PWM	L	L	$B\toA$		

S 9 shows the configuration in 1x PWM mode.




图 9. 1x PWM Mode

7.3.1.2 Hardware Interface Mode

The DRV8306 device supports a hardware interface mode for simple end-application design. In this hardware interface device, the V_{DS} overcurrent limit and the gate drive current levels can be configured through the resistor-configurable inputs, IDRIVE and VDS. This feature lets the application designer configure the most commonly used device settings by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor.

The IDRIVE pin configures the gate drive current strength. The VDS pin configures the voltage threshold of the V_{DS} overcurrent monitors.

For more information on the hardware interface, see the *Pin Diagrams* section.




图 10. Sample Configuration of Hardware Interface

7.3.1.3 Gate Driver Voltage Supplies

The high-side gate-drive voltage supply is created using a doubler charge pump that operates from the VM voltage supply input. The charge pump lets the gate driver correctly bias the high-side MOSFET gate with respect to its source across a wide input supply voltage range. The charge pump is regulated to maintain a fixed output voltage of $V_{VM}+10~V$ and supports an average output current of 15 mA. When the V_{VM} voltage is less than 12 V, the charge pump operates in full doubler mode and generates $V_{VCP}=2\times V_{VM}-1.5~V$ when unloaded. The charge pump is continuously monitored for undervoltage to prevent under-driven MOSFET conditions. The charge pump requires a X5R or X7R, 1- μ F, 16-V ceramic capacitor between the VM and VCP pins to act as the storage capacitor. Additionally, a X5R or X7R, 22-nF, VM-rated ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.




图 11. Charge Pump Architecture

The low-side gate drive voltage is created using a linear low-dropout (LDO) regulator that operates from the VM voltage supply input. The LDO regulator allows the gate driver to properly bias the low-side MOSFET gate with respect to ground. The LDO regulator output is fixed at 10 V and supports an output current of 15 mA. The LDO regulator is monitored for undervoltage to prevent under-driven MOSFET conditions.



7.3.1.4 Smart Gate Drive Architecture

The DRV8306 gate drivers use an adjustable, complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates.

Additionally, the gate drivers use a smart gate-drive architecture to provide additional control of the external power MOSFETs, take additional steps to protect the MOSFETs, and allow for optimal tradeoffs between efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE which are detailed in the *IDRIVE: MOSFET Slew-Rate Control* section and *TDRIVE: MOSFET Gate Drive Control* section. 图 12 shows the high-level functional block diagram of the gate driver.

The IDRIVE gate-drive current and TDRIVE gate-drive time should be initially selected based on the parameters of the external power MOSFET used in the system and the desired rise and fall times (see the *Application and Implementation* section).

The high-side gate driver also implements a Zener clamp diode to help protect the external MOSFET gate from overvoltage conditions in the case of external short-circuit events on the MOSFET.




图 12. Gate Driver Block Diagram

7.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control

The IDRIVE component implements adjustable gate-drive current to control the MOSFET V_{DS} slew rates. The MOSFET V_{DS} slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes, dV/dt gate turnon leading to shoot-through, and switching voltage transients related to parasitics in the external half-bridge. The IDRIVE component operates on the principal that the MOSFET V_{DS} slew rates are predominately determined by the rate of gate charge (or gate current) delivered during the MOSFET V_{DS} or Miller charging region. By allowing the gate driver to adjust the gate current, it can effectively control the slew rate of the external power MOSFETs.



The IDRIVE component allows the DRV8306 device to dynamically switch between gate drive currents through an IDRIVE pin. This hardware interface devices provides seven I_{DRIVE} settings from 15-mA to 150-mA (source) and 30-mA to 300-mA (sink). The gate drive current setting is delivered to the gate during the turnon and turnoff of the external power MOSFET for the t_{DRIVE} duration. After the MOSFET turnon or turnoff, the gate driver switches to a smaller hold current (I_{HOLD}) to improve the gate driver efficiency. Additional details on the IDRIVE settings are described in the *Pin Diagrams* section.

7.3.1.4.2 TDRIVE: MOSFET Gate Drive Control

The TDRIVE component is an integrated gate-drive state machine that provides automatic dead time insertion through switching handshaking, parasitic dV/dt gate turnon prevention, and MOSFET gate-fault detection.

The first component of the TDRIVE state machine is automatic dead-time insertion. Dead time is period of time between the switching of the external high-side and low-side MOSFETs to ensure that they do not cross conduct and cause shoot-through. The DRV8306 device uses V_{GS} voltage monitors to measure the MOSFET gate-to-source voltage and determine the proper time to switch instead of relying on a fixed time value. This feature allows the gate-driver dead time to adjust for variation in the system such as temperature drift and variation in the MOSFET parameters. An additional digital dead time (t_{DEAD}) is inserted on top of the gate-driver dead time and is fixed for the DRV8306 device.

The second component focuses on prevention of parasitic dV/dt gate turnon. To implement this feature, the TDRIVE state machine enables a strong pulldown current (I_{STRONG}) on the opposite MOSFET gate whenever a MOSFET is switching. The strong pulldown last for the TDRIVE duration. This feature helps remove parasitic charge that couples into the MOSFET gate when the half-bridge switch-node voltage slews rapidly.

The third component implements a gate-fault detection scheme to detect pin-to-pin solder defects, a MOSFET gate failure, or a MOSFET gate stuck-high or stuck-low voltage condition. This implementation is done with a pair of V_{GS} gate-to-source voltage monitors for each half-bridge gate driver. When the gate driver receives a command to change the state of the half-bridge it begins to monitor the gate voltage of the external MOSFET. If the V_{GS} voltage has not reached the proper threshold at the end of the t_{DRIVE} period, the gate driver reports a fault. To ensure that a false fault is not detected, the user must ensure that the t_{DRIVE} time is longer than the time required to charge or discharge the MOSFET gate (this setting can be configured indirectly using the IDRIVE pin). The t_{DRIVE} time does not increase the PWM time and will terminate if another PWM command is received while active. Additional details on the TDRIVE settings are described in the *Pin Diagrams* section for hardware interface devices.

■ 13 shows an example of the TDRIVE state machine in operation.




图 13. TDRIVE State Machine



7.3.1.4.3 Gate Drive Clamp

A clamping structure limits the gate drive output voltage to the V_{GS,CLAMP} voltage to help protect the external high-side MOSFETs from gate overvoltage damage. The positive voltage clamp is realized using a series of diodes. The negative voltage clamp uses the body diodes of the internal pulldown gate driver as shown in 8.14.




图 14. Gate Drive Clamp

7.3.1.4.4 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an PWM logic edge detected to the GHX / GLX transition as shown in 3 13. This time comprises three parts consisting of the digital input deglitcher delay, the digital propagation delay, and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes and dead time insertion, a small digital delay is added as the input command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

In order for the output to change state during normal operation, one MOSFET must first be turned off. The MOSFET gate is ramped down according to the IDRIVE setting, and the observed propagation delay ends when the MOSFET gate falls below the threshold voltage.

7.3.1.4.5 MOSFET V_{DS} Monitors

The gate drivers implement adjustable V_{DS} voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. When the monitored voltage is greater than the V_{DS} trip point (V_{VDS_OCP}) for longer than the deglitch time (t_{OCP}) , an overcurrent condition is detected and the driver enters into the V_{DS} automatic-retry mode.

The high-side V_{DS} monitors measure the voltage between the VDRAIN and SHx pins and the low side V_{DS} monitors measure the voltage between the SHx and ISEN pins. The V_{VDS_OCP} threshold is programmable from 0.15 V to 1.8 V. Additional information on the V_{DS} monitor levels are described in the *Pin Diagrams* section.




图 15. DRV8306 V_{DS} Monitors

7.3.1.4.6 VDRAIN Sense Pin

The DRV8306 device provides a separate sense pin for the common point of the high-side MOSFET drain. This pin is called VDRAIN. This pin allows the sense line for the overcurrent monitors (VDRAIN) and the power supply (VM) to remain separate and prevent noise on the VDRAIN sense line. This separation also allows for a small filter to be implemented on the gate driver supply (VM) or to insert a boost converter to support lower voltage operation if desired. Care must still be taken when the filter or separate supply is designed because VM is still the reference point for the VCP charge pump that supplies the high-side gate drive voltage (V_{GSH}). The VM supply must not drift too far from the VDRAIN supply to avoid violating the V_{GS} voltage specification of the external power MOSFETs.

7.3.2 DVDD Linear Voltage Regulator

A 3.3-V, 30-mA linear regulator is integrated into the DRV8306 device and is available for use by external circuitry. This regulator can provide the supply voltage for a low-power microcontroller or other low-current supporting circuitry. The output of the DVDD regulator should be bypassed near the DVDD pin with a X5R or X7R, 1-µF, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The DVDD nominal, no-load output voltage is 3.3 V. When the DVDD load current exceeds 30 mA, the regulator functions like a constant-current source. The output voltage drops significantly with a current load greater than 30 mA.




图 16. DVDD Linear Regulator Block Diagram

Use 公式 1 to calculate the power dissipated in the device because of the DVDD linear regulator.

$$P = (V_{VM} - V_{DVDD}) \times I_{DVDD}$$
(1)

For example, at V_{VM} = 24 V, drawing 20 mA out of DVDD results in a power dissipation as shown in 公式 2.



$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$

(2)

7.3.3 Pulse-by-Pulse Current Limit

The current-limit circuit activates if the voltage detected across the low-side sense resistor (ISEN pin) exceeds the V_{LIMIT} voltage. This feature restricts motor current to less than the V_{LIMIT} voltage divided by the R_{SENSE} resistance.

注

The current-limit circuit is ignored immediately after the PWM signal goes active for a short blanking time to prevent false trips of the current-limit circuit.

If the current limit activates, the high-side FET is disabled until the beginning of the next PWM cycle. Because the synchronous rectification is always enabled, when the current limit activates, the low-side FET is activated while the high-side FET is disabled.




图 17. Bridge Operation in Normal Mode (Current Limit Not Active)




图 18. Bridge Operation in Current Limit Mode (Current Limit Active)




图 19. Pulse-by-Pulse Current-Limit Operation

7.3.4 Hall Comparators

Three comparators are provided to process the raw signals from the Hall effect transducers to commutate the motor. The Hall comparators sense zero crossings of the differential inputs and pass the information to digital logic. The Hall comparators have hysteresis, and their detect threshold is centered at 0. The hysteresis is defined as shown in 20.

In addition to the hysteresis, the Hall inputs are deglitched with a circuit that ignores any extra Hall transitions for a period of t_{HDEG} after sensing a valid transition. Ignoring these transitions for the t_{HDEG} time prevents PWM noise from being coupled into the Hall inputs, which can result in erroneous commutation.

If excessive noise is still coupled into the Hall comparator inputs, adding capacitors between the positive and negative inputs of the Hall comparators may be required. The ESD protection circuitry on the Hall inputs implements a diode to the DVDD pin. Because of this diode, the voltage on the Hall inputs should not exceed the DVDD voltage.

Because the DVDD pin is disabled in standby mode (ENABLE inactive), the Hall inputs should not be driven by external voltages in standby mode. If the Hall sensors are powered externally, the supply to the Hall sensors should be disabled if the DRV8306 device is put into standby mode. In addition, the Hall sensor power supply should be powered up after enabling the motor otherwise an invalid Hall state may cause a delay in motor operation.




图 20. Hall Comparators



7.3.5 FGOUT Signal

The DRV8306 device also has an open-drain FGOUT signal that can be used for the closed-loop speed control of BLDC motor. This signal includes the information of all three Hall-elements inputs as shown in ₹ 21.




图 21. FGOUT Signal



7.3.6 Pin Diagrams

■ 22 shows the input structure for the logic-level pins, PWM, DIR and nBRAKE. The input can be driven with a voltage or external resistor.




图 22. Logic-Level Input Pin Structure (PWM, DIR, and nBRAKE)

₹ 23 shows the input structure for the logic-level pin, ENABLE pin. The input can be driven with a voltage or external resistor. The VEXT represents the external voltage.




图 23. Logic-Level Input Pin Structure (ENABLE)

₹ 24 shows the structure of the open-drain output pin, nFAULT. The open-drain output requires an external pullup resistor to function properly.




图 24. Open-Drain Output Pin Structure



図 25 shows the structure of the seven level input pins, IDRIVE and VDS. The input can be set with an external resistor.




图 25. Seven Level Input Pin Structure



7.3.7 Gate-Driver Protective Circuits

The DRV8306 device is fully protected against VM undervoltage, charge pump undervoltage, MOSFET V_{DS} overcurrent, gate driver shorts, and overtemperature events.

表 3. Fault Action and Response

FAULT	CONDITION	REPORT	GATE DRIVER	LOGIC	RECOVERY
VM undervoltage (UVLO)	$V_{VM} < V_{UVLO}$	nFAULT	Hi-Z	Disabled	Automatic: V _{VM} > V _{UVLO}
Charge pump undervoltage (CPUV)	$V_{VCP} < V_{CPUV}$	nFAULT	Hi-Z	Active	Automatic: $V_{VCP} > V_{CPUV}$
V _{DS} overcurrent (VDS_OCP)	V _{DS} > V _{VDS_OCP}	nFAULT	Hi-Z	Active	Retry: t _{RETRY}
V _{SENSE} overcurrent (SEN_OCP)	$V_{SP} > V_{SEN_OCP}$	nFAULT	Hi-Z	Active	Retry: t _{RETRY}
Gate driver fault (GDF)	Gate voltage stuck > t _{DRIVE}	nFAULT	Hi-Z	Active	Latched: ENABLE Pulse
Thermal shutdown (OTSD)	T _J > T _{OTSD}	nFAULT	Hi-Z	Active	Automatic: $T_J < T_{OTSD} - T_{HYS}$

7.3.7.1 VM Supply Undervoltage Lockout (UVLO)

If at any time the input supply voltage on the VM pin falls below the V_{UVLO} threshold, all of the external MOSFETs are disabled, the charge pump is disabled, and the nFAULT pin is driven low. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the VM undervoltage condition is removed.

7.3.7.2 VCP Charge-Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls below the V_{CPUV} threshold voltage of the charge pump, all of the external MOSFETs are disabled and the nFAULT pin is driven low. Normal operation resumes (gate-driver operation and the nFAULT pin is released) when the VCP undervoltage condition is removed.

7.3.7.3 MOSFET V_{DS} Overcurrent Protection (VDS_OCP)

A MOSFET overcurrent event is sensed by monitoring the V_{DS} voltage drop across the external MOSFET $R_{DS(on)}$. If the voltage across an enabled MOSFET exceeds the V_{VDS_OCP} threshold for longer than the t_{OCP_DEG} deglitch time, a VDS_OCP event is recognized. The V_{VDS_OCP} threshold is set with the VDS pin, the t_{OCP_DEG} is fixed at 4.5 µs, and the driver operates with fixed for 4-ms automatic retry in an OCP event, but can be disabled by tying the VDS pin to DVDD.

7.3.7.4 V_{SENSE} Overcurrent Protection (SEN_OCP)

Three-phase bridge overcurrent is also monitored by sensing the voltage drop across the external current-sense resistor with the ISEN pin. If at any time the voltage on the ISEN input of the current-sense amplifier exceeds the V_{SEN_OCP} threshold for longer than the t_{OCP_DEG} deglitch time, a SEN_OCP event is recognized. The $V_{SEN,OCP}$ threshold is fixed at 1.8 V, t_{OCP_DEG} is fixed at 4 μ s, and, during the OCP event, the driver operates with fixed t_{RETRY} for 4-ms automatic retry.

7.3.7.5 Gate Driver Fault (GDF)

The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or decrease after the t_{DRIVE} time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx pins are shorted to the PGND, SHx, or VM pins. Additionally, a gate driver fault may be encountered if the selected I_{DRIVE} setting is not sufficient to turn on the external MOSFET within the t_{DRIVE} period. After a gate drive fault is detected, all external MOSFETs are disabled and the nFAULT pin is driven low. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the gate driver fault condition is removed.

Gate driver faults can indicate that the selected I_{DRIVE} or t_{DRIVE} settings are too low to slew the external MOSFET in the desired time. Increasing either the I_{DRIVE} or t_{DRIVE} setting can resolve gate driver faults in these cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported because of the MOSFET gate not turning on.



7.3.7.6 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTSD}) , all the external MOSFETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the overtemperature condition is removed. This protection feature cannot be disabled.

7.4 Device Functional Modes

7.4.1 Gate Driver Functional Modes

7.4.1.1 Sleep Mode

The ENABLE pin manages the state of the DRV8306 device. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, all external MOSFETs are disabled, the charge pump is disabled, and the DVDD regulator is disabled. The t_{SLEEP} time must elapse after a falling edge on the ENABLE pin before the device goes to the sleep mode. The device goes from the sleep mode automatically if the ENABLE pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

In sleep mode and when $V_{VM} < V_{UVLO}$, all external MOSFETs are disabled. The high-side gate pins, GHx, are pulled to the SHx pin by an internal resistor and the low-side gate pins, GLx, are pulled to the PGND pin by an internal resistor.



During power up and power down of the device through the ENABLE pin, the nFAULT pin is held low as the internal regulators are enabled or disabled. After the regulators have enabled or disabled, the nFAULT pin is automatically released. The duration that the nFAULT pin is low does not exceed the t_{SLEEP} or t_{WAKE} time.

7.4.1.2 Operating Mode

When the ENABLE pin is high or left floating and $V_{VM} > V_{UVLO}$, the device goes to the operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the charge pump, low-side gate regulator, and DVDD regulator are active. The hardware inputs (IDRIVE and VDS) are latched during the wake-up time (t_{WAKE}). Any further change to these pins is ignored unless a power-up cycle or an ENABLE pin transition after sleep mode occurs.

7.4.1.3 Fault Reset (ENABLE Reset Pulse)

In the case of device-latched faults, the DRV8306 device goes to driver Hi-Z state to help protect the external power MOSFETs and system.

When the fault condition is removed the device can go back to the operating state by issuing a result pulse to the ENABLE pin on either interface variant. The ENABLE reset pulse (t_{RST}) consists of a high-to-low-to-high transition on the ENABLE pin. The low period of the sequence should fall with the t_{RST} time window or else the device will begin the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8306 device is primarily used in three-phase brushless DC motor-control applications. The design procedures in the *Typical Application* section highlight how to use and configure the DRV8306 device.

8.1.1 Hall Sensor Configuration and Connection

The combinations of Hall sensor connections in this section are common connections.

8.1.1.1 Typical Configuration




图 26. Typical Hall Sensor Configuration

Because the amplitude of the Hall-sensor output signal is very low, capacitors are often placed across the Hall inputs to help reject noise coupled from the motor. Capacitors with a value of 1 nF to 100 nF are typically used.

8.1.1.2 Open Drain Configuration

Some motors use digital Hall sensors with open-drain outputs. These sensors can also be used with the DRV8306 device, with the addition of a few resistors as shown in 27.




图 27. Open-Drain Hall Sensor Configuration



Application Information (接下页)

The negative (HNx) inputs are biased to DVDD / 2 by a pair of resistors between the DVDD pin and ground. For open-collector Hall sensors, an additional pullup resistor to the VREG pin is required on the positive (HPx) input. Again, the DVDD output can usually be used to supply power to the Hall sensors.

8.1.1.3 Series Configuration

Hall elements are also connected in series or parallel depending upon the Hall sensor current/voltage requirement. ₹ 28 shows the series connection of Hall sensors powered via the DRV8306 internal LDO (DVDD). This configuration is used if the current requirement per Hall sensor is high (>10 mA)




图 28. Hall Sensor Connected in Series Configuration



Application Information (接下页)

8.1.1.4 Parallel Configuration

₹ 29 shows the parallel connection of Hall sensors which is powered by the DVDD. This configuration can be used if the current requirement per Hall sensor is low (<10 mA).




图 29. Hall Sensors Connected in Parallel Configuration



8.2 Typical Application

8.2.1 Primary Application




图 30. Primary Application Schematic

8.2.1.1 Design Requirements

表 4 lists the example input parameters for the system design.

表 4. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Nominal supply voltage	REI ERENGE	24 V
Supply voltage range	V _{VM}	8 V to 38 V
MOSFET part number		CSD18514Q5A
MOSFET total gate charge	Q _g	29 nC (typical) at V _{VGS} = 10 V
MOSFET gate to drain charge	Q _{gd}	5 nC (typical)
Target output rise time	t _r	100 to 300 ns
Target output fall time	t _f	50 to 150 ns
PWM frequency	$f_{\sf PWM}$	45 kHz
Maximum motor current	I _{max}	50 A
Winding sense current range	I _{SENSE}	–20 A to +20 A
Motor RMS current	I _{RMS}	14.14 A
Sense resistor power rating	P _{SENSE}	2 W
System ambient temperature	T _A	−20°C to +105°C



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 External MOSFET Support

The DRV8306 MOSFET support is based on the charge-pump capacity and output PWM switching frequency. For a quick calculation of MOSFET driving capacity, use 公式 3 for three-phase BLDC motor applications.

Trapezoidal 120° Commutation: $I_{VCP} > Q_g \times f_{PWM}$

where

- f_{PWM} is the maximum desired PWM switching frequency.
- I_{VCP} is the charge pump capacity, which depends on the VM pin voltage.
- The multiplier based on the commutation control method, may vary based on implementation.

8.2.1.2.1.1 Example

If a system at $V_{VM}=8~V~(I_{VCP}=15~mA)$ uses a maximum PWM switching frequency of 45 kHz, then the charge-pump can support MOSFETs using trapezoidal commutation with a $Q_g < 333~nC$. When the VM voltage (V_{VM}) is 8 V, the maximum DRV8306 gate drive voltage (V_{GSH}) is 7.3 V. Therefore, at 7.3-V gate drive, the target FET (part number CSD18514Q5A) only has a gate charge of approximately 22 nC. Therefore, with this FET, the system can have an adequate margin.

8.2.1.2.2 IDRIVE Configuration

The gate drive current strength, I_{DRIVE}, is selected based on the gate-to-drain charge of the external MOSFETs and the target rise and fall times at the outputs. If I_{DRIVE} is selected to be too low for a given MOSFET, then the MOSFET may not turn on completely within the t_{DRIVE} time and a gate drive fault may be asserted. Additionally, slow rise and fall times will lead to higher switching power losses. TI recommends adjusting these values in the system with the required external MOSFETs and motor to determine the best possible setting for any application.

The I_{DRIVEP} and I_{DRIVEN} current for both the low-side and high-side MOSFETs are selected simultaneously on the IDRIVE pin.

For MOSFETs with a known gate-to-drain charge Q_{gd} , desired rise time (t_r) , and a desired fall time (t_f) , use $\triangle \vec{\exists}$ 4 and $\triangle \vec{\exists}$ 5 to calculate the value of I_{DRIVEP} and I_{DRIVEP} (respectively).

$$I_{DRIVEP} = \frac{Q_{gd}}{t_r} \tag{4}$$

$$I_{DRIVEN} = \frac{Q_{gd}}{t_f} \tag{5}$$

8.2.1.2.2.1 Example

Use 公式 6 and 公式 7 to calculate the value of $I_{DRIVEP1}$ and $I_{DRIVEP2}$ (respectively) for a gate to drain charge of 5 nC and a rise time from 100 to 300 ns.

$$I_{DRIVEP1} = \frac{5 \text{ nC}}{100 \text{ ns}} = 50 \text{ mA}$$
 (6)

$$I_{DRIVEP2} = \frac{5 \text{ nC}}{300 \text{ ns}} = 16.67 \text{ mA}$$
 (7)

Select a value for I_{DRIVEP} that is between 16.67 mA and 50 mA. For this example, the value of I_{DRIVEP} was selected as 45-mA source.

Use $\Delta \vec{\pm}$ 8 and $\Delta \vec{\pm}$ 9 to calculate the value of $I_{DRIVEN1}$ and $I_{DRIVEN2}$ (respectively) for a gate to drain charge of 5 nC and a fall time from 50 to 150 ns.

$$I_{DRIVEN1} = \frac{5 \text{ nC}}{50 \text{ ns}} = 100 \text{ mA}$$
 (8)

$$I_{DRIVEN2} = \frac{5 \text{ nC}}{150 \text{ ns}} = 33.33 \text{ mA}$$
 (9)



Select a value for I_{DRIVEN} that is between 33.33 mA and 100 mA. For this example, the value of I_{DRIVEN} was selected as 90-mA sink.

8.2.1.2.3 V_{DS} Overcurrent Monitor Configuration

The V_{DS} monitors are configured based on the worst-case motor current and the $R_{DS(on)}$ of the external MOSFETs as shown in 公式 10.

$$V_{DS_OCP} > I_{max} \times R_{DS(on)max}$$
 (10)

8.2.1.2.3.1 Example

The goal of this example is to set the V_{DS} monitor to trip at a current greater than 50 A. According to the CSD18514Q5A 40 V N-Channel NexFETTM Power MOSFET data sheet, the $R_{DS(on)}$ value is 1.8 times higher at 175°C, and the maximum $R_{DS(on)}$ value at a V_{GS} of 10 V is 4.9 m Ω . From these values, the approximate worst-case value of $R_{DS(on)}$ is 1.8 × 4.9 m Ω = 8.82 m Ω .

Using 公式 10 with a value of 8.82 m Ω for $R_{DS(on)}$ and a worst-case motor current of 50 A, 公式 11 shows the calculated the value of the V_{DS} monitors.

$$V_{DS_OCP} > 50 \text{ A} \times 8.82 \text{ m}\Omega$$


$$V_{DS_OCP} > 0.441 \text{ V} \tag{11}$$

For this example, the value of $V_{DS\ OCP}$ was selected as 0.51 V.


The deglitch time for the V_{DS} overcurrent monitor is fixed at 4 μ s.



8.2.1.3 Application Curves







9 Power Supply Recommendations

The DRV8306 device is designed to operate from an input voltage supply (VM) range from 6 V to 38 V. A 0.1- μ F ceramic capacitor rated for VM must be placed as close to the device as possible. In addition, a bulk capacitor must be included on the VM pin but can be shared with the bulk bypass capacitance for the external power MOSFETs. Additional bulk capacitance is required to bypass the external half-bridge MOSFETs and should be sized according to the application requirements.

9.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- · The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.




图 43. Motor Drive Supply Parasitics Example



10 Layout

10.1 Layout Guidelines

Bypass the VM pin to the PGND pin using a low-ESR ceramic bypass capacitor with a recommended value of 0.1 μ F. Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connected to the PGND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be electrolytic. This capacitance must be at least 10 μ F.

Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and let the bulk capacitor deliver high current.

Place a low-ESR ceramic capacitor between the CPL and CPH pins. This capacitor should be 47 nF, rated for VM, and be of type X5R or X7R. Additionally, place a low-ESR ceramic capacitor between the VCP and VM pins. This capacitor should be 1 µF, rated for 16 V, and be of type X5R or X7R.

Bypass the DVDD pin to the AGND pin with a 1-µF low-ESR ceramic capacitor rated for 6.3 V and of type X5R or X7R. Place this capacitor as close to the pin as possible and minimize the path from the capacitor to the AGND pin.

The VDRAIN pin can be shorted directly to the VM pin. However, if a significant distance is between the device and the external MOSFETs, use a dedicated trace to connect to the common point of the drains of the high-side external MOSFETs. Do not connect the SLx pins directly to PGND. Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These recommendations offer more accurate V_{DS} sensing of the external MOSFETs for overcurrent detection.

Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the low-side MOSFET source back to the PGND pin.



10.2 Layout Example




图 44. Layout Example




11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

下图显示了说明完整器件名称的图例:



11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《AN-1149 开关电源布局指南》应用报告
- 德州仪器 (TI), 《DRV8306EVM 用户指南》
- 德州仪器 (TI), 《采用 BLDC 电机的高效真空吸尘器硬件设计注意事项》应用报告
- 德州仪器 (TI), 《采用 BLDC 电机的电动自行车硬件设计注意事项》应用报告
- 德州仪器 (TI), 《工业电机驱动解决方案指南》
- 德州仪器 (TI), 《开关电源布局指南》应用报告
- 德州仪器 (TI), 《采用 TI 智能栅极驱动技术进行电机驱动保护》TI 技术手册
- 德州仪器 (TI), 《QFN/SON PCB 连接》应用报告
- 德州仪器 (TI), 《采用 TI 智能栅极驱动技术缩减电机驱动 BOM 和 PCB 面积》TI 技术手册
- 德州仪器 (TI), 《采用 MSP430™ 的传感器式三相 BLDC 电机控制》应用报告
- 德州仪器 (TI), 《TI 电机栅极驱动器的 IDRIVE 和 TDRIVE 认知》应用报告

11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区。*此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

NexFET, MSP430, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



11.7 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DRV8306HRSMR	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8306H
DRV8306HRSMR.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8306H
DRV8306HRSMT	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8306H
DRV8306HRSMT.A	Active	Production	VQFN (RSM) 32	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8306H

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.




PACKAGE OPTION ADDENDUM


www.ti.com 10-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8306HRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8306HRSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2018




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8306HRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
DRV8306HRSMT	VQFN	RSM	32	250	210.0	185.0	35.0

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月