





**DLPA300** 

ZHCSOK9A - OCTOBER 2021 - REVISED JUNE 2023

# DLPA300 适用于 DLP 数字微镜器件的驱动器

# 1 特性

- 专为 DLP<sup>®</sup> 9 µ m 像素数字微镜器件 (DMD) 而设计
  - DLP780NE

Texas

INSTRUMENTS

- DLP780TE
- DLP800RE
- DLP781NE
- DLP781TE
- DLP801RE
- DLP801XE
- 生成 9 µ m 像素 DMD 所需的微镜时钟脉冲
- 生成微镜时钟脉冲所需的特定电压电平

# 2 应用


- 企业投影仪
- 智能投影仪
- 激光电视
- 数字标牌
- 大型场馆投影仪
- ProAV 投影仪

# 3 说明


DLPA300 器件是一款适用于 DLP 9 µ m 像素、高效 数 字微镜器件 (DMD) (包括 DLP780NE、DLP780TE、 DLP800RE、DLP781NE、DLP781TE、DLP801RE 和 DLP801XE DMD)的微镜驱动器。在这些 DMD 芯 片组中,DLPA300 微镜驱动器会生成 V<sub>OFFSET</sub> 和 V<sub>BIAS</sub> 电压。它还可以切换 V<sub>OFFSET</sub>、V<sub>BIAS</sub> 和外部生 成的 V<sub>RESET</sub>,从而生成 DLP DMD 的微镜时钟脉冲。 TI DLPC4420 或 DLPC4430 显示控制器管理此波形的 时序。

器件信息				
器件型号 <sup>(1)</sup>	封装	封装尺寸		
DLPA300	HTQFP (80)	14.00mm × 14.00mm		

(1) 如需了解所有可用封装,请参阅此数据表末尾的可订购产品附录。



简化版应用





# **Table of Contents**

1	特性1	
	应用1	
	说明1	
	Revision History	
5	Pin Configuration and Functions	
6	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings6	
	6.3 Recommended Operating Conditions6	
	6.4 Thermal Information7	
	6.5 Electrical Characteristics Control Logic7	
	6.6 5-V Linear Regulator8	
	6.7 Bias Voltage Boost Converter8	
	6.8 Reset Voltage Buck-Boost Converter9	
	6.9 V <sub>OFFSET</sub> Regulator	
	6.10 Switching Characteristics10	
7	Detailed Description12	
	7.1 Overview	
	7.2 Functional Block Diagram13	
	7.3 Feature Description14	

7.4 Device Functional Modes	16
8 Application and Implementation	17
8.1 Application Information	17
8.2 Typical Application	
9 Power Supply Recommendations	
9.1 Power Supply Rail Guidelines	22
10 Layout	
10.1 Layout Guidelines	
10.2 Thermal Considerations	23
11 Device and Documentation Support	<mark>24</mark>
11.1 第三方产品免责声明	24
11.2 Device Support	
11.3 Documentation Support	
11.4 接收文档更新通知	24
11.5 支持资源	
11.6 Trademarks	
11.7 静电放电警告	
11.8 术语表	
12 Mechanical, Packaging, and Orderable	
Information	25

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Cha	anges from Revision * (October 2021) to Revision A (June 2023)	Page
• 2	针对全新 DMD 更新了 特性	1
	更新了 应用	
	针对全新 DMD 更新了 说明	
	Added minimum value to V <sub>IN</sub> in Absolute Maximum Ratings	
	Updated F <sub>SW</sub> in Bias Voltage Boost Converter	
	Deleted Discharge time constant in V <sub>OFFSET</sub> Regulator	
	Added Discharge current sink in V <sub>OFFSET</sub> Regulator	
•	Updated Overview	
•	Updated drawing for proper logic polarity in Functional Block Diagram	
• 1	Updated switching frequency in Bias Voltage Boost Converter	14
•	Updated Bias Voltage Boost Converter for new DMDs	
•	Updated VOFFSET Regulator for new DMDs	
•	Updated Application Information	17
•	Updated Typical Application	
	Updated Design Requirements	
• (	Corrected minor typos in Detailed Design Procedure	19



# **5** Pin Configuration and Functions




图 5-1. PFP Package 80-Pin HTQFP Top View



# 表 5-1. Package Pinout

PIN I/O					
NAME	NO.	(INPUT DEFAULT)	DESCRIPTION		
OUT00	22	Output			
OUT01	24	Output			
OUT02	27	Output			
OUT03	29	Output			
OUT04	32	Output			
OUT05	34	Output			
OUT06	37	Output			
OUT07	39	Output	$\frac{1}{2}$		
OUT08	62	Output	- 16 micromirror clocking waveform outputs (enabled by $\overline{OE} = 0$ )		
OUT09	64	Output			
OUT10	67	Output			
OUT11	69	Output			
OUT12	72	Output			
OUT13	74	Output			
OUT14	77	Output			
OUT15	79	Output			
A0	19	Input (pulldown)			
A1	18	Input (pulldown)			
A2	17	Input (pulldown)	) Output Address. Used to select which OUTxx pin is active at a given time		
A3	16	Input (pulldown)			
MODE0	3	Input (pulldown)			
MODE1	2	Input (pulldown)	Mode Select. Used to determine the operating mode of the DLPA300		
SEL0	5	Input (pulldown)	Output Voltage Select. Used to switch the voltage applied to the addressed OUTxx		
SEL1	4	Input (pulldown)	- pin		
STROBE	15	Input (pulldown)	A rising edge on STROBE latches in the control signals after a tristate delay		
OE	6	Input (pullup)	Asynchronous input controls whether the 16 OUTxx pins are active or are in a in high-impedance state. $\overline{OE} = 0$ : Enabled. $\overline{OE} = 1$ : High Z		
RESET	59	Input (pullup)	Resets the DLPA300 internal logic. Active low. Asynchronous		
SCPEN	58	Input (pullup)	Enables serial bus data transfers. Active low		
SCPDI	57	Input (pull down)	Serial bus data input. Clocked in on the falling edge of SCPCK		
SCPCK	56	Input (pull down)	Serial bus clock. Provided by chipset controller		
SCPDO	42	Output	Serial bus data output (open drain). Clocked out on the rising edge of SCPCK. A 1-k $\Omega$ pullup resistor to the chip-set controller V <sub>DD</sub> supply is recommended.		
ĪRQ	43	Output	Interrupt request output to the chipset Controller. Active low. A 1-k $\Omega$ pullup resistor to the chip-set controller V <sub>DD</sub> supply is recommended.		
DEV_ID1	45	Input (pullup)	Serial bus device address:		
DEV_ID0	44	Input (pullup)			
VBIAS	9	Output	One of three specialized voltages the DLPA300 generates		
VBIAS_LHI	10	Input	Current limiter output for VBIAS supply (also the VBIAS switching inductor input)		
VBIAS_SWL	8	Input	Connection point for VBIAS supply switching inductor		
VBIAS_RAIL	21, 30, 31, 40, 61, 70, 71, 80	Input	The internally used VBIAS supply rail. Internally isolated from VBIAS		
VRESET	13	No Connect	This pin is unused by the DLPA300.		



# 表 5-1. Package Pinout (continued)

PIN		I/O		
NAME	NO.	(INPUT DEFAULT)	DESCRIPTION	
VRESET_SWL	12	No Connect	This pin is unused by the DLPA300.	
VRESET_RAIL <sup>(1)</sup>	25, 26, 35,36, 65, 66, 75, 76	Input	The internally-used VRESET supply rail. Internally isolated from VRESET. The external VRESET supply is connected to this pin. The package thermal pad is tied to this voltage level. <sup>(1)</sup>	
VOFFSET	49	Output	One of three specialized voltages the DLPA300 generates	
VOFFSET_RAIL	ET_RAIL 23, 28, 33, 38, 63, 68, 73, 78 Input The internally-used VOFFSET supply rail. Internally isolated from		The internally-used VOFFSET supply rail. Internally isolated from VOFFSET	
GND	1, 7, 14, 20, 41, 46, 53, 55, 60	GND	Common ground	
V5REG	47	Output	The 5-V logic supply output	
P12V	11, 48, 50	Input	The main power input to the DLPA300	
NC	51, 52, 54	No Connect	No connect	

(1) Exposed thermal pad is internally connected to VRESET\_RAIL.

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
ELECTRICAL			·		
P12V	Load supply voltage			14	V
VRESET_SWL	Reset supply switching inductor connection point	(VRESET_SWL- VRESET_RAIL )		- 1	V
VBIAS_RAIL	Internally-used V <sub>BIAS</sub> supply rail	(VBIAS_RAIL- VRESET_RAIL)		60	V
VOFFSET_RAIL	Internally-used V <sub>OFFSET</sub> supply rail	(VOFFSET_RAIL- VRESET_RAIL)		40.5	V
V <sub>IN</sub>	Logic inputs		- 0.3	7	V
V <sub>OUT</sub>	Open drain logic outputs			7	V
ENVIRONMENTA	L				
T <sub>J(max)</sub>	Maximum junction temperature			125	°C
T <sub>A</sub>	Operating temperature		0	75	°C
T <sub>stg</sub>	Storage temperature		- 55	150	°C

(1) Stresses beyond those listed under # 6.1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under # 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT	
	Electrostatic	Human body model (HBM) <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM) <sup>(2)</sup>	800	v	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

at  $T_A = 25^{\circ}C$ , P12V = 10.8 V to 13.2 V (unless otherwise noted)<sup>(2)</sup>

		POWER	MIN	NOM	MAX	UNIT
I <sub>P12V1</sub>	P12V supply current <sup>(1)</sup>	Global shadow at 50 kHz, OUT load = 39 $\Omega$ and 410 pF, V5REG = 30 mA, V_{BIAS} = 21 V at 5 mA, V_{OFFSET} = 10V at 30 mA		200		mA
I <sub>P12V2</sub>		Outputs disabled and no external loads, $V_{\text{BIAS}}$ = 21 V, $V_{\text{OFFSET}}$ = 4.5 V			22	mA
т	Thermal shutdown temperature	With device temperature rising	145	160	175	°C
JTSDR		Hysteresis	5	10	15	°C
	Delta between thermal shutdown and thermal warning		5	10	15	°C
T <sub>JTWR</sub>	Thormal warning tomporature	With device temperature rising	125	140	155	°C
	Thermal warning temperature	Hysteresis	5	10	15	°C

(1) During power up the inrush power supply current can be as high as 1 A for a momentary period of time.

(2) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the *Recommended Operating Conditions*. No level of performance is implied when operating the device above or below the *Recommended Operating Conditions* limits.



# 6.4 Thermal Information

	DLPA300		
THERMAL METRIC <sup>(1)</sup>	PFP (HTQFP)	UNIT	
	80 PINS		
R <sub>c-j</sub> Thermal resistance	3	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

# 6.5 Electrical Characteristics Control Logic

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Low-level logic input voltage				0.8	V
VIH	High-level logic input voltage		1.97			V
I <sub>IH</sub>	High-level logic input current	$V_{IN}$ = 5 V, input with pulldown. See terminal functions table.		40	50	μA
IIL	Low-level logic input current	$V_{IN}$ = 0 V, input with pullup. See terminal functions table.	- 50	- 40		μA
I <sub>IH</sub>	High-level logic input leakage current	V <sub>IN</sub> = 0 V, input with pulldown	- 1		1	μA
IIL	Low-level logic input leakage current	V <sub>IN</sub> = 5 V, input with pullup	- 1		1	μA
V <sub>OL</sub>	Open drain logic outputs	I = 4 mA			0.4	V
I <sub>OL</sub>	Logic output leakage current	V = 3.3 V			1	μA



# 6.6 5-V Linear Regulator

 $T_A = 25^{\circ}C$ , P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT	
V <sub>5REG</sub>	Output voltage	Average voltage	, I <sub>OUT</sub> = 4 mA to 50 mA	4.75	5	5.25	V
IIL	Output current: internal logic			4		20	mA
I <sub>IE</sub>	Output current: external circuitry			0		30	mA
I <sub>CL5</sub>	Current limit			80			mA
V <sub>UV5</sub>	Undervoltage threshold	L = 50 mA	V5REG voltage increasing, P12V = 5.4 V		4.1		V
		I <sub>OUT</sub> = 50 mA	V5REG voltage falling, P12V = 5.2 V		3.9		v
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>					200	mVpk-pk
V <sub>OS5</sub>	Voltage overshoot at start up					2	%V5REG
t <sub>ss</sub>	Power up	Measured betwe	en 10 to 90% of V5REG			1	ms

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.

# 6.7 Bias Voltage Boost Converter

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RL</sub>	Output current: reset outputs	Load = 400pF, 39 $\Omega$ , repetition frequency = 50 kHz	0		18	mA
I <sub>QL</sub>	Output current: quiescent / drivers	Load = 400 pF, 39 Ω, repetition frequency = 50 kHz			3	mA
I <sub>DL</sub>	Output current: DMD load		0		5	mA
I <sub>CLFB</sub>	Current limit flag	Corresponding current on output at P12V = 10.8 V	30			mA
I <sub>CLB</sub>	Current limit	Measured on input	330	376	460	mA
V <sub>BIAS</sub>	Output voltage		20.5	21	21.5	V
V <sub>UVB</sub>	V <sub>BIAS</sub> undervoltage threshold	Bias voltage falling	50		92	%VBIAS
V	VBIAS_LHI undervoltage threshold	VBIAS_LHI voltage increasing		8		V
V <sub>UVLHI</sub>		VBIAS_LHI voltage falling		6.5		V
R <sub>DS</sub>	Boost switch R <sub>DS(on)</sub>	$T_J = 25^{\circ}C$		2		Ω
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>				200	mVpk-pk
F <sub>SW</sub>	Switching frequency		1.1	1.3	1.5	MHz
V <sub>OSB</sub>	Voltage overshoot at start up				2	%VBIAS
t <sub>ss</sub>	Power up	$C_{OUT}$ = 3.3 $\mu\text{F},$ Measured between 10 to 90% of target $V_{BIAS}$			1	ms
t <sub>dis</sub>	Discharge current sink		400			mA

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.



# 6.8 Reset Voltage Buck-Boost Converter

This is feature is not used in the DLPA300.

# 6.9 V<sub>OFFSET</sub> Regulator

 $T_A$  = 25°C, P12V = 10.8 V to 13.2 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RL</sub>	Output current: reset outputs	Load = 400 pF, 39 $\Omega$ , repetition frequency = 50 kHz	0		12.2	mA
I <sub>QL</sub>	Output current: quiescent / drivers	Load = 400 pF, 39 $\Omega$ , repetition frequency = 50 kHz			3	mA
I <sub>DL</sub>	Output current		0		30	mA
I <sub>CLO</sub>	Current limit		100			mA
V <sub>OFFSET</sub>	Output Voltage		9.75	10	10.25	V
V <sub>UVO</sub>	Undervoltage threshold	V <sub>OFFSET</sub> voltage falling	50		92	%VOFFSET
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>			l.	100	mVpk-pk
V <sub>OSO</sub>	Voltage overshoot at start- up				2	%VOFFSET
t <sub>ss</sub>	Power up	$C_{OUT}$ = 4.7 µF, Measured between 10 to 90% of target V <sub>OFFSET</sub>			1	ms
l <sub>dis</sub>	Discharge current sink		400			mA

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.



# 6.10 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIA	L COMMUNICATION PORT INTERFA	CE				
A <sup>(1)</sup>	Setup SCPEN low to SCPCK	Reference to rising edge of SCPCK	360			ns
B <sup>(1)</sup>	Byte to byte delay	Nominally 1 SCPCK cycle, rising edge to rising edge	1.9			μs
C <sup>(1)</sup>	Setup SCPDI to SCPEN high	Last byte to secondary disable	360			ns
D <sup>(1)</sup>	SCPCK frequency <sup>(2)</sup>		0		526	kHz
	SCPCK period		1.9	2		μs
E <sup>(1)</sup>	SCPCK high or low time		300			ns
F <sup>(1)</sup>	SCPDI set-up time	Reference to falling edge of SCPCK	300			ns
G <sup>(1)</sup>	SCPDI hold time	Reference from falling edge of SCPCK	300			ns
H <sup>(1)</sup>	SCPDO propagation delay	Reference from rising edge of SCPCK			300	ns
	SCPEN, SCPCK, SCPDI, RESET filter (pulse reject)		150			ns
OUTPL	JT MICROMIRROR CLOCKING PULS	SES				
F <sub>PREP</sub>	Phased reset repetition frequency each output pin (non-overlapping)				50	kHz
F <sub>GREP</sub>	Global reset repetition frequency all output pins				50	kHz
I <sub>RLK</sub>	V <sub>RESET</sub> output leakage current	OE = 1, VRESET_RAIL = -28.5V		-1	-10	μA
I <sub>BLK</sub>	V <sub>BIAS</sub> output leakage current	OE = 1, VBIAS_RAIL = 28.5V		1	10	μA
I <sub>OLK</sub>	V <sub>OFFSET</sub> output leakage current	OE = 1, VOFFSET_RAIL = 10.25V		1	10	μA
OUTPL	JT MICROMIRROR CLOCKING PUL	SE CONTROLS				
t <sub>SPW</sub>	STROBE pulse width		10			ns
t <sub>SP</sub>	STROBE period		20			ns
t <sub>OHZ</sub>	Output time to high impedance	OE Pin = High			100	ns
t <sub>OEN</sub>	Output enable time from high impedance	OE Pin = Low			100	ns
t <sub>SUS</sub>	Set-up time	From A[3:0], MODE[1:0], and SEL[1:0] to STROBE edge	8			ns
t <sub>HOS</sub>	Hold time	From A[3:0], MODE[1:0], and SEL[1:0] to STROBE edge	8			ns
t <sub>PBR</sub>		From STROBE to V <sub>BIAS</sub> /V <sub>RESET</sub> edge 50% point.	80		200	ns
t <sub>PRO</sub>	Propagation time	From STROBE to V <sub>RESET</sub> /V <sub>OFFSET</sub> edge 50% point.	80		200	ns
t <sub>POB</sub>	1	From STROBE to V <sub>OFFSET</sub> /V <sub>BIAS</sub> edge 50% point.	80		200	ns
t <sub>DEL</sub>	Edge-to-edge propagation delta	Maximum difference between the slowest and fastest propagation times for any given reset output.			40	ns
t <sub>CHCH</sub>	Output channel-to-channel propagation delta	Maximum difference between the slowest and fastest propagation times for any two outputs for any given edge.			20	ns

(1) See <u>8</u> 6-1

(2) There is no minimum speed for the serial port. It can be written to statically for diagnostic purposes.





X = Don't care





# 7 Detailed Description

# 7.1 Overview

The DLPA300 is a micromirror driver for the 9-  $\mu$  m pixel family of DMDs. These include the DLP780NE, DLP800RE. DLP780TE, DLP781NE, DLP781TE, DLP801RE and DLP801XE DMDs. The DLPA300 micromirror driver generates V<sub>OFFSET</sub> and V<sub>BIAS</sub> voltages required by the DMD. V<sub>RESET</sub> for the DMDs is generated by an external voltage regulator. Under the control of the DLPC4430 (or DLPC4420) display controller, the DLPA300 micromirror driver switches these three voltage supplies to control the micromirror reset waveform via the MBRST pins on the DMD.

Reliable function and operation of the DLPA300 micromirror driver require that it is used as part of the family of 9- µ m pixel DMD chipsets. For LED and RGB direct laser illumination, the DLPA100 can be replaced by discrete power supply ICs and a power supply sequencer.

The DLPA300 consists of three functional blocks: a high-voltage power supply function, a DMD micromirror clock generation function, and a serial communication (SCP) function.


The high-voltage power supply function generates two specialized voltage levels:  $V_{BIAS}$  (21-V) and  $V_{OFFSET}$  (10-V). The exact values are controlled by the DLPC4430 or DLPC4420 display controller.  $V_{RESET}$  is generated by external voltage regulator.

The micromirror clock generation function uses the two voltages generated by the high-voltage power supply function and the one generated by the external voltage regulator to create the fifteen micromirror clock pluses (output the OUT[0:14] pins of the DLPA300). OUT15 is unused.

The serial communication function allows the display controller to control the generation of  $V_{BIAS}$ ,  $V_{RESET}$ , and  $V_{OFFSET}$ ; control the generation of the micromirror clock pulses; and control the general operation of the DLPA300 micromirror driver.



# 7.2 Functional Block Diagram





# 7.3 Feature Description

#### 7.3.1 5-V Linear Regulator

The 5-V linear regulator supplies the 5-V needed for the internal logic of the DLPA300 micromirror driver. It can also provide 5-V, up to 30 mA, for external peripherals.

图 7-1 shows the block diagram of this module. The input decoupling capacitors are shared with other internal DLPA300 modules. See 节 8.2.2.1 for recommended component values.




图 7-1. 5-Volt Linear Regulator Block Diagram

#### 7.3.2 Bias Voltage Boost Converter

The bias voltage converter is a switching supply that operates at 1.3 MHz. The converter supplies the internal bias voltage for the high voltage FET switches. The  $V_{BIAS}$  voltage level for the 9-  $\mu$  m pixel family of DMDs is 21V. The  $V_{BIAS}$  voltage level is configured by the DLP display controller chip over the serial communication port (SCP). Four control bits select the voltage level while a fifth bit is the on/off control. The module provides two status bits to indicate latched and unlatched status bits for under-voltage ( $V_{UV}$ ) and current-limit ( $C_L$ ) conditions.

图 7-2 shows the block diagram of this module. The input decoupling capacitors are shared with other internal DLPA300 modules. See 节 8.2.2.1 for recommended component values.




图 7-2. Bias Voltage Boost Converter Block Diagram

#### 7.3.3 Reset Voltage Buck-Boost Converter

The internal reset voltage buck-boost converter in the DLPA300 is unused. An external voltage regulator is used to generate the -16.5-V for V<sub>RESET</sub>. The output of this regulator is connected to the V<sub>RESET\_RAIL</sub> pin on the DLPA300 micromirror driver.



The external voltage regulator provide reset voltage level for the high voltage FET switches. The internal reset voltage buck-boost converter is disabled by the DLP display controller over the serial communication port.

#### 7.3.4 V<sub>OFFSET</sub> Regulator

The V<sub>OFFSET</sub> regulator supplies the internal V<sub>OFFSET</sub> voltage for the high voltage FET switches. The V<sub>OFFSET</sub> voltage level for the 9-  $\mu$  m pixel family of DMDs is 10-V during normal operation and 4.5-V during power down. The V<sub>OFFSET</sub> voltage level is configured by the DLP controller chip over the serial communication port. Four control bits select the voltage level while a fifth bit is the on/off control. The module provides two status bits to indicate latched and unlatched status bits for undervoltage (V<sub>UV</sub>) and current-limit (C<sub>L</sub>) conditions.

图 7-3 shows the block diagram of this module. The input decoupling capacitors are shared with other DLPA300 modules. See 节 8.2.2.1 for recommended component values.




图 7-3. Offset Voltage Boost Convertor Block Diagram



#### 7.3.5 Serial Communications Port (SCP)

The SCP is a full duplex, synchronous, character-oriented (byte) port that allows exchange of data between the DLPC4430 or DLPC4420 display controller, and the DLPA300 micromirror driver (and other DLP devices). The display controller is the primary on the SCP bus. The DLPA300 micromirror driver is the secondary on the SCP bus.

SIGNAL	SIGNAL I/O FROM/TO TYPE DESCRIPTION										
SIGNAL	1/0	FROM/TO	TYPE	DESCRIPTION							
SCPCK	Ι	SCP bus primary to secondary	LVTTL compatible	SCP bus serial transfer clock. The host processor (primary) generates this clock.							
SCPEN	I	SCP bus primary to secondary	LVTTL compatible	SCP bus access enable (low true). When high, secondary resets to the idle state, and SCPDO output is tristated. Pulling SCPEN low initiates a read or write access. SCPEN must remain low for an entire read/ write access, and must be pulled high after the last data cycle. To abort a read or write cycle, pull SCPEN high at any point.							
SCPDI	I	SCP bus primary to secondary	LVTTL compatible	SCP bus serial data input. Data bits are valid and must be clocked in on the falling edge of SCPCK.							
SCPDO	0	SCP bus secondary to primary	LVTTL, open drain w/tristate	SCP bus serial data output. Data bits must clocked out on the rising edge of SCPCK. A 1-k $\Omega$ pullup resistor to the 3.3-V display controller supply is required.							
IRQ	0	SCP bus secondary to primary	LVTTL, open drain	Not part of the SCP bus definition. Asynchronous interrupt signal from secondary to request service from the primary. A 1-k $\Omega$ pullup resistor to the 3.3-V display controller supply is required.							

#### 表 7-1. Serial Communications Port Signal Definitions

#### 7.4 Device Functional Modes

At power up, the DLPC4430 or DLPC4420 display controller configures the DLPA300 over the SCP bus. There are two device functional modes. When  $\overline{OE}$  is high, OUT[0:14] are tristated. When  $\overline{OE}$  is low, the OUT[0:14] are active under the control of the display controller.



# 8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information


DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLP display controller. Typical applications using the DLP780NE, DLP800RE and DLP780TE chipsets include laserTVs, smart projectors, enterprise projectors and digital signage. The DLP781NE, DLP781TE, DLP801RE and DLP801XE are used in higher brightness applications such as ProAV and large venue projectors.


DMD power-up and power-down sequencing is strictly controlled by the DLP display controller through the DLPA300. Refer to *Power Supply Recommendations* section in the DLP780NE, DLP780TE, DLP800RE, DLP781NE, DLP781TE, DLP801RE and DLP801XE datasheets for power-up and power-down specifications. To ensure reliable operation, the DLP780NE, DLP800RE, DLP781NE and DLP801RE DMDs must always be used with DLPC4430 display controller, a DLPA100 power management and motor driver and a DLPA300 micromirror driver. The DLP780TE, DLP781TE and DLP801XE DMDs must always be use with the DLPC4420 display controller, the DLPA100 power management and motor driver and a DLPA300 micromirror driver. For LED and RGB direct laser illumination, the DLPA100 power management and motor driver can be replaced with discrete power supplies that are sequenced to meet the display controller power supply sequencing.

#### 8.2 Typical Application

The DLPA300 micromirror driver controls the switching of the bias, offset and reset voltage levels on the MBRST pins to assure correct DMD operation. It is a controlled by a DLP display controller which synchronizes the display data sent to the DMD with the correct sequencing of the bias, offset and reset voltage levels by the DLPA300 micromirror driver. The typical application shown in  $\mathbb{S}$  8-1 is a Full-HD display using the DLP780NE chipset. The application is the same for the DLP800RE, DLP781NE or DLP801RE/DLPC4430 chipsets and the DLP780TE, DLP781TE or DLP801XE/dual-DLPC4420 chipsets. The DLPA300 micromirror driver creates V<sub>BIAS</sub> and V<sub>OFFSET</sub> with internal voltage regulators. V<sub>RESET</sub> is created by an external regulator. These voltages are switched by the DLPA300 micromirror driver on the OUT[0:14] pins which are connected to the MBRST pins on the DMD.







#### 8.2.1 Design Requirements

For the correct operation of a display system based on the  $9-\mu$  m pixel family of DMDs, the DLPA300 micromirror driver must be controlled by the DLPC4420 or DLPC4430 display controller. The embedded software in the DLPC4430 or DLPC4430 or DLPC4420 display controller coordinates the video data to the DMD and the bias, offset and

reset waveforms created by the DLPA300 micromirror driver that are input to the MBRST pins on the DMD. This results in the highest possible image quality and system efficiency.

The key design requirements are power supply sequencing for power up and power down. The 9-  $\mu$  m family of DMDs require that the VCC2 supply be turned on after the 1.8-V supply is full on and stable. Similarly, on power down, the DMDs require that the VCC2 supply be full off before the 1.8-V supply is begins its power off ramp.

The DLPA300 micromirror driver imparts one power supply sequencing constraint. Because V<sub>RESET</sub> is generated by an external supply, the DLPC4430 display controller cannot control this supply directly by software. Therefore, it is necessary to use the V<sub>BIAS</sub> supply to control the power up and power down of the external V<sub>RESET</sub> power supply.

These power supply sequencing requirements necessitate external circuitry to control the V<sub>RESET</sub> and VCC2 power supply sequencing, as seen in 8-1.

#### 8.2.2 Detailed Design Procedure

The DLPC4430 or DLPC4420 display controller configures the V<sub>BIAS</sub> and V<sub>OFFSET</sub> voltage regulators in the DLPA300 micromirror driver through the SCP bus. V<sub>BIAS</sub> is then used to generate the enable signal for the V<sub>RESET</sub> external voltage regulator, LM43601 step-down voltage converter. When the V<sub>BIAS</sub> is enabled, it turns on the two-transistor buffer amplifier. The 2N7002 and BSS84-7-F FETs isolate V<sub>BIAS</sub> from the V<sub>RESET RAIL</sub> and shift the voltage reference to V<sub>RESET RAIL</sub>.

The thermal pad on the DLPA300 micromirror controller and the LM43601 step-down voltage converter are electrically connected to the V<sub>RESET RAIL</sub>. Furthermore, the AGND and PGND pins on the LM43601 step-down voltage converter are also connected to the V<sub>RESET RAIL</sub>. Therefore, the logic levels and analog voltage levels for LM43601 step-down voltage converter are referenced to the - 16.5-V V<sub>RESET RAIL</sub>.

The LM43601 data sheet provides details for the component selection for the components in the voltage regulator circuit connected to the V<sub>RESET RAIL</sub>. The output of the regulator is set to the VRESET value of - 16.5 V. The selection of the resistors in the resistor divider sets the output voltages, 6.49 k $\Omega$  and 100 k $\Omega$ .

The DLP780NE power sequencing requires that the VCC2 power supply ramps up after the 1.8-V supply is powered on and stable, and V<sub>OFFSET</sub> is powered up and stable. The two conditions are met by the wired-or of the ERROR signal from the LP38513-1.8 ultra-low dropout linear regulator and an enable signal generated from V<sub>OFFSET</sub>. The 2N7002 enhancement mode FET acts as an inverter and level shifter from V<sub>OFFSET</sub> to a 3.3-V logic level.

In the event of a power supply failure (such as a pull-the-plug event), VCC2 must be driven low before the 1.8-V supply starts to drop voltage. To achieve this, the TPS3847 12-V voltage monitor triggers a shunt-to-ground power FET to pull VCC2 to ground.

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	<b>CONNECTION 2</b>	
P12V filter capacitor	10 to 33 μF, 20 VDC, 1 Ω max ESR	Tantalum or ceramic	Positive Terminal: P12V, pin 11 (locate near pin 11)	Negative Terminal: Ground	
P12V bypass capacitor	0.1 μF, 50 VDC, 0.1 Ω max ESR	Ceramic	P12V, pin 11 (locate near pin 11)	Ground	
V5REG filter capacitor	0.1 <sup>(1)</sup> to 1.0 μF, 10 VDC, 2.5 Ω max ESR	Tantalum or ceramic	Positive Terminal: V5REG, pin 47 (locate near pin 47)	Negative Terminal: Ground	
V5REG bypass capacitor	0.1 μF <sup>(1)</sup> , 16 VDC, 0.1 Ω max ESR	Ceramic	V5REG, pin 47 (locate near pin 47)	Ground	

#### 8.2.2.1 Component Selection Guidelines

# 

(1) To ensure stability of the linear regulator, use a capacitance with a value not less than 0.1 µF.





表 8-2. Bias Voltage Boost Converter									
COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2					
LHI filter capacitor	10 μF, 20 VDC, 1- Ω max ESR	Tantalum or ceramic	Positive Terminal: VBIAS_LHI, pin 10 (locate near pin 10)	Negative Terminal: Ground					
LHI bypass capacitor	0.1 μF, 50 VDC, 0.1- Ω max ESR	Ceramic	VBIAS_LHI, pin 10 (locate near pin 10)	Ground					
VBIAS_RAIL filter capacitor (2 required)	1 μF, 50 VDC, 0.1- Ω max ESR	Ceramic	VBIAS_RAIL, pins 30 and 71 (locate near pins 30 and 71)	Ground					
VBIAS_RAIL bypass capacitors (2 required)	0.1 μF, 50 VDC, 0.1 Ω max ESR	Ceramic	VBIAS_RAIL, pins 30 and 71 (locate near pins 30 and 71)	Ground					
Inductor	22 μH, 0.5 A, 160 m Ω ESR	Coil Craft DT1608C-223 (or equivalent)	VBIAS_LHI, pin 10	VBIAS_SWL, pin 8					
Schottky diode	0.5 A, 40 V (minimum)	OnSemi MBR0540T1G or STMicroelectronics STPS0540Z, STPS0560Z (or equivalent)	Anode: VBIAS_SWL, pin 8	Cathode: VBIAS, pin 9					

± . . . . . .

#### 表 8-3. Offset Voltage Regulator

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2					
VOFFSET filter capacitors	1 <sup>(1)</sup> to 4.7 <sup>(2)</sup> μF, 35 VDC, 1 Ω max ESR	Tantalum or ceramic	Positive Terminal: VOFFSET, pin 49 (1st Cap near pin 49) Positive Terminal: DMDVCC2 pins ( 2nd Cap at DMD)	Negative Terminal: Ground at DLPA300 Negative Terminal: VSS (Ground) at DMD					
VOFFSET bypass capacitors (3 required)	0.1 μF, 50 VDC, 0.1 Ω max ESR	Ceramic	VOFFSET, pin 49 (locate 1 near pin 49)	Ground at DLPA300 Ground at DMD					
Zener Diode	Zener Diode 11V 3W		VOFFSET	Ground					

(1) To ensure stability of the linear regulator, the absolute minimum output capacitance must not be less than 1.0 µF.

(2) Recommended value is 3.3 µF each. Different values are acceptable, provided that the sum of the two is 6.8 µF maximum.

衣 8-4. Pullup Resistors									
COMPONENT	VALUE (k Ω )	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2					
Resistor	2.2		SCPDO, pin 42	Chipset controller 3.3-V V <sub>DD</sub>					
Resistor	2.2		IRQ, pin 43	Chipset Controller 3.3-V V <sub>DD</sub>					
Resistor (optional)	2.2		ŌĒ, pin 6	Chipset Controller 3.3-V V <sub>DD</sub>					


# 表 8-4. Pullup Resistors

#### 8.2.3 Application Curves

The power supply sequencing for  $V_{BIAS}$ ,  $V_{OFFSET}$  and  $V_{RESET}$  are shown in  $\bigotimes$  8-2 and  $\bigotimes$  8-3. On power-up, the turn on of VBIAS enables the external VRESET voltage regulator. In power-down, when VBIAS powers off, it disables the VRESET regulator, which slowly decays to ground.

The power sequencing for VCC2 voltage regulator is shown in [8] 8-4 and [8] 8-5. The power up of V<sub>OFFSET</sub> enables the turn on of the VCC2 voltage regulator. As seen in the zoom out of [8] 8-4, the 1.8-V supply is already on and stable. Similarly, the power down of V<sub>OFFSET</sub> disables the VCC2 voltage regulator. The 1.8-V supply powers down after both V<sub>OFFSET</sub> and VCC2 are powered down, as seen in the zoom out of [8] 8-5.







# 9 Power Supply Recommendations

# 9.1 Power Supply Rail Guidelines

表 8-1 through 表 8-4 provides discrete component selection guidelines.

- Ensure that the P12V filter and bypass capacitors are distributed and connected to pin 11 and pin 48 and pin 50. Place these capacitors as close to their respective pins as possible and if necessary, place on the bottom layer.
- The V5REG filter and bypass capacitors must be placed near and connected to pin 47.
- It is best to route the VBIAS\_RAIL etch runs in the following order: pin 40, pin 31, pin 30, pin 21, pin 80, pin 71, pin 70, and pin 61. Ensure that the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Locate the bypass capacitors near and connected to pin 30 and pin 71 to provide bypassing on both sides.
- The VBIAS\_LHI filter and bypass capacitors must be placed near and connected to pin 10.
- The VBIAS filter and bypass capacitors must be placed near and connected to pin 9.
- VBIAS pin 9 must also be connected (optionally with a 0-ohm resistor) to VBIAS\_RAIL at or between pins 21 and 80.
- Route the VRESET\_RAIL etch runs in the following order: pin 36, pin 35, pin 26, pin 25, pin 76, pin 75, pin 66, and pin 65. Ensure the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Bypass capacitors must be placed near and connected to pins 35 and 66 to provide bypassing on both sides.
- The VRESET filter and bypass capacitors must be located near and connected to pin 13. VRESET pin 13 must also be connected (optionally with a 0- Ω resistor) to VRESET\_RAIL at or between pin 25 and pin 76.
- Route the VOFFSET\_RAIL etch runs in the following order: pin 23, pin 28, pin 33, pin 38, pin 63, pin 68, pin 73, and pin 78. Ensure the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Place the bypass capacitors near and connected to pin 28 and pin 73 to provide bypassing on both sides.
- The VOFFSET filter and bypass capacitors must be placed near and connected to pin 49.
- VOFFSET pin 49 must also be connected (optionally with a 0- Ω resistor) to VOFFSET\_RAIL at or between pin 38 and pin 63.

#### 备注

Aluminum electrolytic capacitors may not be suitable for the DLPA300 application. At the switching frequencies used in the DLPA300 (up to 1.5 MHz), aluminum electrolytic capacitors drop significantly in capacitance and increase in ESR resulting in voltage spikes on the power supply rails, which could cause the device to shut down or perform in an unreliable manner.



# 10 Layout

### 10.1 Layout Guidelines

#### CAUTION

Board layout and routing guidelines must be followed explicitly and all external components used must be in the range of values and of the quality recommended for proper operation of the DLPA300.

#### CAUTION

Thermal pads must be tied to VRESET\_RAIL. Do not connect to ground.

Provide suitable Kelvin connections for the switching regulator feedback pins: V<sub>BIAS</sub> (pin 9) and V<sub>RESET</sub> (pin 13).

Make the PCB traces that connect the switching devices: VBIAS\_SWL (pin 8) and VRESET\_SWL (pin 12) as short and wide as possible to minimize leakage inductances. Make the PCB traces that connect the switching converter components (inductors, flywheel diodes and filtering capacitors) as short and wide as possible. Ensure that the electrical loops that these components form are as small and compact as possible, with the ground referenced components forming a star connection.

Due to the fast switching transitions appearing on the sixteen reset OUTx pins, it is recommended to keep these traces as short as possible. Also, to minimize potential cross-talk between outputs, it is advisable to maintain as much clearance between each of the output traces.

#### 10.1.1 Grounding Guidelines

Ensure that the PWB has an internal ground plane that extends under the DLPA300. All nine ground pins (1, 7, 14, 20, 41, 46, 53, 55, and 60) must be connected to the ground plane using the shortest possible runs and vias. All filter and bypass capacitors must be placed near the pin being filtered or bypassed for the shortest possible runs to the part and to the ground plane.

#### **10.2 Thermal Considerations**

Thermally bond or solder the DLPA300 package to an external thermal pad on the PWB surface. The recommended dimensions of the thermal pad are 10 mm  $\times$  10 mm centered under the device. The metal bottom of the package is tied internally to the substrate at the VRESET\_RAIL voltage level. Therefore, the thermal pad on the board must be isolated from any other extraneous circuit or ground and no circuit vias are allowed inside the pad area. Thermal pads are required on both sides of the PWB. Connect the thermal pads together through an array of 5  $\times$  5 thermal vias, 0.5 mm in diameter.

# Thermal pads and the thermal vias are connected to VRESET\_RAIL and must be isolated from ground, or any other circuit.

Locate an internal P12V plane directly underneath the top layer and have an isolated area under the DLPA300. This isolated area must be a minimum of 20 cm<sup>2</sup> and connect to the thermal pad of the DLPA300 through the thermal vias. The potential of the isolated area is also at VRESET\_RAIL. The internal ground plane must extend under the DLPA300 to help carry the heat away. Please refer to the PowerPAD Thermally Enhanced Package application report (SLMA002) for details on thermally efficient package design considerations.

Be careful to place the DLPA300 device away from local PWB hotspots. Heat generated from adjacent components may impact the DLPA300 thermal characteristics.



# **11 Device and Documentation Support**


# 11.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### **11.2 Device Support**

#### **11.2.1 Device Nomenclature**

The device marking consists of the fields shown in [X] 11-1.



#### PART MARKING CODES

LLLLLLL = Lot trace code or date code <u>e4</u> = Pb-Free NiPdAu termial finish

= Pin 1 designator

图 11-1. Device Marking (Device Top View)

# **11.3 Documentation Support**

#### 11.3.1 Related Documentation

The following documents contain additional information related to the chipsets supported by the DLPA300 micromirror driver and used in the typical application.

- DLP780NE data sheet
- DLP800RE data sheet
- DLP780TE data sheet
- DLP781NE data sheet
- DLP801RE data sheet
- DLP781TE data sheet
- DLP801XE data sheet
- DLPC4430 data sheet
- DLPC4420 data sheet
- DLPA100 data sheet
- LM43601 data sheet
- LP38513S data sheet
- TPS73801 data sheet
- TPS3847085 data sheet

#### 11.4 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.5 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。



链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. DLP<sup>®</sup> is a registered trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.7 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.8 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLPA300PFP	ACTIVE	HTQFP	PFP	80	119	TBD	Call TI	Call TI	0 to 70		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFP (S-PQFP-G80)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司