





// Texas **INSTRUMENTS** 

DAC53701, DAC43701 ZHCSM38 - DECEMBER 2020


## DACx3701 具有非易失性存储器和兼容 PMBus™ 且具有 GPI 控制功能的 I<sup>2</sup>C 接 口的 10 位和 8 位电压输出智能 DAC

## 1 特性

- 1 LSB INL 和 DNL (10 位和 8 位 )
- 宽工作范围 •
  - 电源:1.8V 至 5.5V
  - 温度范围: 40°C 至 +125°C
- 基于通用输入 (GPI) 的功能触发
- 兼容 PMBus<sup>™</sup> 的 I<sup>2</sup>C 接口
  - 标准模式、快速模式和快速+模式
  - 使用广播地址配置的四个器件地址选项
  - 1.62V V<sub>IH</sub> (V<sub>DD</sub> = 5.5V)
- 用户可编程的非易失性存储器 (NVM/EEPROM) 保存和撤销所有寄存器设置
- 可编程波形生成:方形、三角形和锯齿形
- 使用三角波形和 FB 引脚的脉宽调制 (PWM) 输出
- 预编程医用警报音调生成模式:低、中和高优先级 警报
- 数字压摆率控制
- 内部基准
- 功耗极低:在1.8V时为0.2 mA
- 灵活启动:高阻抗或 10K-GND •
- 微型封装:8引脚 WSON (2mm × 2mm) •

## 2 应用

- 烤箱
- 呼吸机
- 输液泵
- 麻醉给药系统
- 外科手术设备
- 机架式服务器
- 出口和紧急照明



功能方框图

## 3 说明

10 位 DAC53701 和 8 位 DAC43701 (DACx3701) 是 引脚兼容的缓冲电压输出智能数模转换器 (DAC) 系列 产品。这些器件功耗极低且均可采用微型 8 引脚 WSON 封装。DACx3701 的功能集与微型封装和低功 耗相结合,非常适合家用电器门逐渐变亮或变暗、带 PWM 输入的无处理器 LED 调光、通用偏置点生成、 电压裕量和调节、PWM 信号生成以及医用警报音调生 成等应用。


这些器件具有非易失性存储器 (NVM)、一个内部基 准、一个兼容 PMBus 的 I<sup>2</sup>C 接口和一个通用输入。 DACx3701 使用内部基准或以电源作为基准运行,并 提供 1.8V 至 5.5V 的满量程输出。

DACx3701 是智能 DAC 器件,因为它们具有高级集成 特性。凭借强制检测输出、基于 GPI 的功能触发、医 用警报、PWM 输出和 NVM 功能, 智能 DAC 无需使 用软件即可实现系统性能和控制。

哭件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 ( 标称值 )
DAC53701	WSON (8)	2.00mm × 2.00mm
DAC43701	W30N (8)	2.001111 ~ 2.001111

(1)如需了解所有可用封装,请参阅数据表末尾的封装选项附录。







## **Table of Contents**

1 特性1
2 应用1
3 说明1
4 Revision History2
5 Device Comparison Table
6 Pin Configuration and Functions
7 Specifications4
7.1 Absolute Maximum Ratings4
7.2 ESD Ratings4
7.3 Recommended Operating Conditions4
7.4 Thermal Information4
7.5 Electrical Characteristics5
7.6 Timing Requirements: I <sup>2</sup> C Standard Mode7
7.7 Timing Requirements: I <sup>2</sup> C Fast Mode7
7.8 Timing Requirements: I <sup>2</sup> C Fast Mode Plus8
7.9 Timing Requirements: GPI8
7.10 Timing Diagram
7.11 Typical Characteristics: $V_{DD} = 5.5 \text{ V}$ (Reference
$= V_{DD}$ ) or $V_{DD} = 5 V$ (Internal Reference)
7.12 Typical Characteristics: $V_{DD} = 1.8 \text{ V}$ (Reference
= $V_{DD}$ ) or $V_{DD}$ = 2 V (Internal Reference)
7.13 Typical Characteristics
8 Detailed Description18

8.1 Overview	18
8.2 Functional Block Diagram	
8.3 Feature Description	
8.4 Device Functional Modes	
8.5 Programming	<mark>29</mark>
8.6 Register Map	35
9 Application and Implementation	43
9.1 Application Information	43
9.2 Typical Applications	43
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 接收文档更新通知	
12.3 支持资源	51
12.4 Trademarks	
12.5 静电放电警告	51
12.6 术语表	51
13 Mechanical, Packaging, and Orderable	
Information	51

## **4 Revision History**


DATE	REVISION	NOTES
December 2020	*	Initial release.



## **5** Device Comparison Table

DEVICE	RESOLUTION
DAC53701	10-bit
DAC43701	8-bit

## **6** Pin Configuration and Functions



#### 图 6-1. DSG Package, 8-Pin WSON, Top View

#### 表 6-1. Pin Functions

P	PIN TYPE		DESCRIPTION	
NAME	NO.	1175	DESCRIPTION	
AGND	5	Ground	Ground reference point for all circuitry on the device	
САР	4	Input	External capacitor for the internal LDO. Connect a capacitor (approximately 1.5 $\mu F)$ between CAP and AGND.	
FB	7	Input	Voltage-feedback pin	
GPI	1	Input	General-purpose input	
OUT	8	Output	Analog output voltage from DAC	
SCL	2	Input	Serial interface clock. This pin must be connected to the supply voltage with an external pullup resistor.	
SDA	3	Input/output	Data are clocked into or out of the input register. This pin is a bidirectional, and must be connected to the supply voltage with an external pullup resistor.	
VDD	6	Power	Analog supply voltage: 1.8 V to 5.5 V	



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage, V <sub>DD</sub> to A <sub>GND</sub>	- 0.3	6	V
	Digital input(s) to A <sub>GND</sub>	- 0.3	V <sub>DD</sub> + 0.3	V
	CAP to A <sub>GND</sub>	- 0.3	1.65	V
	V <sub>FB</sub> to A <sub>GND</sub>	- 0.3	V <sub>DD</sub> + 0.3	V
	V <sub>OUT</sub> to A <sub>GND</sub>	- 0.3	V <sub>DD</sub> + 0.3	V
	Current into any pin except the power pins and the OUT pin	- 10	10	mA
TJ	Junction temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC	JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC	pins 1, 4, 5, 8 <sup>(2)</sup>	±750	V
	allocital go		pins 2, 3, 6, 7 <sup>(2)</sup>	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Positive supply voltage to ground (A <sub>GND</sub> )	1.71		5.5	V
V <sub>IH</sub>	Digital input high voltage, 1.7 V < $V_{DD} \leqslant 5.5$ V	1.62			V
V <sub>IL</sub>	Digital input low voltage			0.4	V
T <sub>A</sub>	Ambient temperature	- 40		125	°C

#### 7.4 Thermal Information

		DACx3701	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	49	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	50	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	24.1	°C/W
ΨJT	Junction-to-top characterization parameter	1.1	°C/W
ΨJB	Junction-to-board characterization parameter	24.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	8.7	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 7.5 Electrical Characteristics

all minimum/maximum specifications at  $T_A = -40^{\circ}$ C to +125°C and typical specifications at  $T_A = 25^{\circ}$ C, 1.8 V  $\leq V_{DD} \leq 5.5$  V, DAC reference tied to VDD, gain = 1x, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k} \Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	IC PERFORMANCE					
	Resolution	DAC53701	10			Bits
	Resolution	DAC43701	8			Dits
INL	Relative accuracy <sup>(1)</sup>		- 1		1	LSB
DNL	Differential nonlinearity <sup>(1)</sup>		- 1		1	LSB
		Code 0d into DAC, external reference, $V_{DD}$ = 5.5 V		6	12	
	Zero-code error	Code 0d into DAC, internal reference, gain = 4x, $V_{DD}$ = 5.5 V		6	15	mV
	Zero-code-error temperature coefficient			±10		µV/°C
	Offset error <sup>(4)</sup>		- 0.5	0.25	0.5	%FSR
	Offset-error temperature coefficient <sup>(4)</sup>			±0.0003		%FSR/°C
	Gain error <sup>(4)</sup>		- 0.5	0.25	0.5	%FSR
	Gain-error temperature coefficient <sup>(4)</sup>			±0.0008		%FSR/°C
	Full-scale error	$1.8~V \leqslant V_{DD} \prec 2.7~V,$ code 1023d into DAC for 10-bit resolution, code 255d into DAC for 8-bit resolution, no headroom	- 1	0.5	1	- %FSR
		$2.7~V \leqslant V_{DD} \leqslant 5.5~V,$ code 1023d into DAC for 10-bit resolution, code 255d into DAC for 8-bit resolution, no headroom	- 0.5	0.25	0.5	
	Full-scale-error temperature coefficient			±0.0008		%FSR/°0
DUT	PUT CHARACTERISTICS					
	Output voltage	Reference tied to V <sub>DD</sub>	0		5.5	V
CL	Capacitive load <sup>(2)</sup>	$R_L$ = Infinite, phase margin = 30°			1	nF
JL		$R_L = 5 \text{ k} \Omega$ , phase margin = 30°			2	
	Load regulation	DAC at midscale, $~$ - 10 mA $\leqslant$ $I_{OUT}$ $\leqslant$ 10 mA, $V_{DD}$ = 5.5 V		0.4		mV/mA
		$V_{DD}$ = 1.8 V, full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		10		
	Short circuit current	$V_{DD}$ = 2.7 V, full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		25		mA
		$V_{DD}$ = 5.5 V, full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		50		
		To $V_{DD}$ (DAC output unloaded, internal reference = 1.21 V), $V_{DD} \ge 1.21 \times gain$ + 0.2 V	0.2			V
	Output voltage headroom <sup>(1)</sup> <sup>(2)</sup>	To $V_{DD}$ (DAC output unloaded, reference tied to $V_{DD}$ )	0.8			
		To $V_{DD}$ (I <sub>LOAD</sub> = 10 mA at $V_{DD}$ = 5.5 V, I <sub>LOAD</sub> = 3 mA at $V_{DD}$ = 2.7 V, I <sub>LOAD</sub> = 1 mA at $V_{DD}$ = 1.8 V), DAC code = full scale	10			%FSR
		DAC output enabled and DAC code = midscale 0.25	0.25			
	V <sub>OUT</sub> dc output impedance	DAC output enabled and DAC code = 8d for 10-bit resolution and code = 2d for 8-bit resolution		0.25		Ω
		DAC output enabled and DAC code = 1016d for 10-bit resolution and code = 254d for 8-bit resolution		0.26		



## 7.5 Electrical Characteristics (continued)

all minimum/maximum specifications at  $T_A = -40^{\circ}$ C to +125°C and typical specifications at  $T_A = 25^{\circ}$ C, 1.8 V  $\leq V_{DD} \leq 5.5$  V, DAC reference tied to VDD, gain = 1x, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k} \Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z <sub>o</sub>	V <sub>FB</sub> dc output impedance <sup>(3)</sup>	DAC output enabled, DAC reference tied to VDD (gain = $1x$ ) or internal reference (gain = $1.5x$ or $2x$ )	160	200	240	kΩ
		DAC output enabled, internal $V_{REF}$ , gain = 3x or 4x	192	240	288	
	V <sub>OUT</sub> + V <sub>FB</sub> dc output leakage <sup>(2)</sup>	At start up, measured when DAC output is disabled and held at V_{DD} / 2 for V_{DD} = 5.5 V			7	nA
	Power supply rejection ratio (dc)	Internal V <sub>REF</sub> , gain = 2x, DAC at midscale; V <sub>DD</sub> = 5 V $\pm$ 10%		0.25		mV/V
DYN	AMIC PERFORMANCE				I	
		1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{\text{DD}}$ = 5.5 V		8		
t <sub>sett</sub>	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{DD}$ = 5.5 V, internal $V_{REF}$ , gain = 4x		12		μs
	Slew rate	V <sub>DD</sub> = 5.5 V		1		V/µs
	Power-on glitch magnitude	At startup (DAC output disabled), R <sub>L</sub> = 5 k $\Omega$ , C <sub>L</sub> = 200 pF		75		mV
		At startup (DAC output disabled), $R_L$ = 100 k $\Omega$		200		
	Output enable glitch magnitude	DAC output disabled to enabled (DAC registers at zero scale, $R_L$ = 100 $k\Omega$		250		mV
		0.1 Hz to 10 Hz, DAC at midscale, $V_{DD}$ = 5.5 V		34		
Vn	Output noise voltage (peak to peak)	Internal V <sub>REF</sub> , gain = 4x, 0.1 Hz to 10 Hz, DAC at midscale, V <sub>DD</sub> = 5.5 V		70		μV <sub>PP</sub>
		Measured at 1 kHz, DAC at midscale, $V_{DD}$ = 5.5 V		0.2		
	Output noise density	Internal V <sub>REF,</sub> gain = 4x, measured at 1 kHz, DAC at midscale, V <sub>DD</sub> = 5.5 V		0.7		µV/ √ Hz
	Power supply rejection ratio (ac) <sup>(3)</sup>	Internal $V_{REF}$ , gain = 4x, 200-mV 50-Hz or 60-Hz sine wave superimposed on power supply voltage, DAC at midscale		- 71		dB
	Code change glitch impulse	±1 LSB change around mid code (including feedthrough)		10		nV-s
	Code change glitch impulse magnitude	±1 LSB change around mid code (including feedthrough)		15		mV
VOL	TAGE REFERENCE					
	Initial accuracy	T <sub>A</sub> = 25°C		1.212		V
	Reference output temperature coefficient <sup>(2)</sup>				65	ppm/°C
EEP	ROM					
	Endurance <sup>(2)</sup>	$-40^{\circ}C \leqslant T_{A} \leqslant +85^{\circ}C$		20000		Cycles
		T <sub>A</sub> > 85°C		1000		Cycles
	Data retention <sup>(2)</sup>	T <sub>A</sub> = 25°C		50		Years
		T <sub>A</sub> = 125°C		20		Tears
	EEPROM programming write cycle time <sup>(2)</sup>		10		20	ms
DIGI	TAL INPUTS					
	Digital feedthrough	DAC output static at midscale, fast mode plus, SCL toggling		20		nV-s
	Pin capacitance	Per pin		10		pF



## 7.5 Electrical Characteristics (continued)

all minimum/maximum specifications at  $T_A = -40^{\circ}$ C to +125°C and typical specifications at  $T_A = 25^{\circ}$ C, 1.8 V  $\leq V_{DD} \leq 5.5$  V, DAC reference tied to VDD, gain = 1x, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k} \Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
POWER						
	Load capacitor - CAP pin <sup>(2)</sup>		0.5		15	μF
1	Current flowing into VDD	Normal mode, DACs at full scale, digital pins static		0.225	0.55	mA
IDD Current flow		DAC power-down, internal reference power down		80		μA

(1) Measured with DAC output unloaded. For external reference between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution. For internal reference V<sub>DD</sub> ≥ 1.21 x gain + 0.2 V, between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution.

(2) Specified by design and characterization, not production tested.

(3) Specified with 200-mV headroom with respect to reference value when internal reference is used.

(4) Measured with DAC output unloaded. For 10-bit resolution, between end-point codes: 8d to 1016d and for 8-bit resolution, between end-point codes: 2d to 254d.

## 7.6 Timing Requirements: I<sup>2</sup>C Standard Mode

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, - 40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		0.1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7		μs
t <sub>HDSTA</sub>	Hold time after repeated start	4		μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7		μs
t <sub>SUSTO</sub>	Stop condition setup time	4		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	250		ns
t <sub>LOW</sub>	SCL clock low period	4700		ns
t <sub>HIGH</sub>	SCL clock high period	4000		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		1000	ns

## 7.7 Timing Requirements: I<sup>2</sup>C Fast Mode

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, - 40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		0.4	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.6		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.6		μs
t <sub>susto</sub>	Stop condition setup time	0.6		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	100		ns
t <sub>LOW</sub>	SCL clock low period	1300		ns
t <sub>HIGH</sub>	SCL clock high period	600		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		300	ns



## 7.8 Timing Requirements: I<sup>2</sup>C Fast Mode Plus

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V,  $\,$  – 40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.26		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	50		ns
t <sub>LOW</sub>	SCL clock low period	0.5		μs
t <sub>HIGH</sub>	SCL clock high period	0.26		μs
t <sub>F</sub>	Clock and data fall time		120	ns
t <sub>R</sub>	Clock and data rise time		120	ns

## 7.9 Timing Requirements: GPI

all input signals are timed from VIL to 70% of V<sub>DD</sub>. V<sub>DD</sub> = 1.8 V to 5.5 V and T<sub>A</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t <sub>GPIDELAY</sub>	GPI edge to start of operation delay, 1.7 V $\leqslant$ V_{DD} $\leqslant$ 5.5 V^{(1)}		2		μs

(1) The value specified for t<sub>GPIDELAY</sub> in the timing table is in addition to 2x SLEW\_RATE for margin-high, low and function generation operations. The typical value for the total delay is (2xSLEW\_RATE + t<sub>GPIDELAY</sub>).

## 7.10 Timing Diagram





图 7-1. I<sup>2</sup>C Timing Diagram




## 7.11 Typical Characteristics: $V_{DD}$ = 5.5 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 5 V (Internal Reference)






# 7.11 Typical Characteristics: $V_{DD}$ = 5.5 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 5 V (Internal Reference) (continued)






## 7.12 Typical Characteristics: $V_{DD}$ = 1.8 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 2 V (Internal Reference)






# 7.12 Typical Characteristics: $V_{DD}$ = 1.8 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 2 V (Internal Reference) (continued)





## 7.13 Typical Characteristics


at T<sub>A</sub> = 25°C, 10-bit DAC, and DAC outputs unloaded (unless otherwise noted)



DAC53701, DAC43701 ZHCSM38 - DECEMBER 2020




## 7.13 Typical Characteristics (continued)





## 7.13 Typical Characteristics (continued)

at T<sub>A</sub> = 25°C, 10-bit DAC, and DAC outputs unloaded (unless otherwise noted)




DAC53701, DAC43701 ZHCSM38 - DECEMBER 2020



## 7.13 Typical Characteristics (continued)


at  $T_A$  = 25°C, 10-bit DAC, and DAC outputs unloaded (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated



## 7.13 Typical Characteristics (continued)






## 8 Detailed Description

#### 8.1 Overview

The 10-bit DAC53701 and 8-bit DAC43701 (DACx3701) are a pin-compatible family of buffered voltage-output, smart digital-to-analog converters (DACs). These smart DACs contain nonvolatile memory (NVM), an internal reference, a PMBus-compatible  $I^2C$  interface, force-sense output, and a general-purpose input. The DACx3701 operate with either an internal reference or with a power supply as the reference, and provide a full-scale output of 1.8 V to 5.5 V.

These devices communicate through an I<sup>2</sup>C interface, and support I<sup>2</sup>C standard mode (100 kbps), fast mode (400 kbps), and fast mode plus (1 Mbps). These devices also support specific PMBus commands such as *turn on/off, margin high or low*, and more. The GPI input can be configured as a power-down trigger, margin-high-low, function trigger, and medical alarm trigger. The DACx3701 also include digital slew rate control, and support basic signal generation such as *square, ramp*, and *sawtooth* waveforms. These devices can generate pulsewidth modulation (PWM) output with the combination of the triangular or sawtooth waveform and the FB pin. These features enable the DACx3701 to go beyond the limitations of a conventional DAC that depends on a processor to function. Because of processor-less operation and the *smart* feature set, the DACx3701 are called smart DACs.

The DACx3701 have a power-on-reset (POR) circuit that makes sure all the registers start with default or userprogrammed settings using NVM. The DAC output powers on in high-impedance mode (default); this setting can be programmed to  $10k\Omega$ -GND using NVM.



#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Digital-to-Analog Converter (DAC) Architecture

The DACx3701 family of devices consists of string architecture with an output buffer amplifier. # 8.2 shows the DAC architecture within the block diagram. This DAC architecture operates from a 1.8-V to 5.5-V power supply. These devices consume only 0.2 mA of current when using a 1.8-V power supply. The DAC output pin starts up in high-impedance mode, making these devices an excellent choice for power-supply control applications. To change the power-up mode to 10k $\Omega$ -GND, program the DAC\_PDN bit (address: D1h), and load these bits in the device NVM. The DACx3701 devices include a *smart* feature set to enable processor-less operation and high-integration. The NVM enables a predictable startup. The GPI triggers the DAC output without the I<sup>2</sup>C interface in the absence of a processor or when the processor or software fails. The integrated functions and the FB pin enable PWM output for control applications. The FB pin enables this device to be used as a programmable comparator. The digital slew rate control and the Hi-Z power-down modes enable a hassle-free voltage margining and function.

#### 8.3.1.1 Reference Selection and DAC Transfer Function

The device writes the input data to the DAC data registers in straight-binary format. After a power-on or a reset event, the device sets all DAC registers to the values set in the NVM.

#### 8.3.1.1.1 Power Supply as Reference

By default, the DACx3701 operate with the power-supply pin (VDD) as a reference. 方程式 1 shows DAC transfer function when the power-supply pin is used as reference. The gain at the output stage is always 1x.

$$V_{OUT} = \frac{DAC\_DATA}{2^N} \times V_{DD}$$

where:

- N is the resolution in bits, either 8 (DAC43701) or 10 (DAC53701).
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register.
- DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- V<sub>DD</sub> is used as the DAC reference voltage.

#### 8.3.1.1.2 Internal Reference

The DACx3701 also contain an internal reference that is disabled by default. Enable the internal reference by writing 1 to REF\_EN (address D1h). The internal reference generates a fixed 1.21-V voltage (typical). Using DAC\_SPAN (address D1h) bits, gain of 1.5x, 2x, 3x, 4x can be achieved for the DAC output voltage (V<sub>OUT</sub>) 方程 式 2 shows DAC transfer function when the internal reference is used.

$$V_{OUT} = \frac{DAC\_DATA}{2^N} \times V_{REF} \times GAIN$$

where:

- N is the resolution in bits, either 8 (DAC43701) or 10 (DAC53701).
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register
- DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- V<sub>REF</sub> is the internal reference voltage = 1.21 V.
- GAIN = 1.5x, 2x, 3x, 4x, based on DAC\_SPAN (address D1h) bits.

(1)

(2)



#### 8.3.2 General-Purpose Input (GPI)

The GPI pin of DACx3701 enables processorless operation. The GPI pin can be configured to trigger various functions, as shown in  $\frac{1}{8}$  8-1. The GPI\_EN bit in the TRIGGER ( $\frac{1}{7}$  8.6.4) register enables or disables the GPI input. The GPI\_CONFIG field in the CONFIG2 ( $\frac{1}{7}$  8.6.3) register maps the GPI pin to various functions. The GPI operations are edge-triggered once the device boots up. Once the power supply ramps up, the device registers the GPI level and executes the associated command. This feature allows the user to configure the initial output state at power-on. By default, the GPI pin is not mapped to any operation. Pull the GPI pin to high or low when not used. When the GPI pin is mapped to a specific function, the corresponding software bit functionality is disabled to avoid a race condition. When the GPI is mapped to margin-high or low trigger function, the output changes dynamically, unlike the behavior with I<sup>2</sup>C-based programming. This behavior is shown in  $\frac{1}{7}$  9.2.1.3. All other constraints of the functions are applied to the GPI-based trigger.

REGISTER NAME	GPI_EN	GPI_CONFIG	PIN FUNCTION	PIN EDGE	COMMAND
	0	Х	None	Х	No Operation (Default)
-	1	000	Power-Up, Down	Rising	Power-Up
	I	000	(Hi-Z)	Falling	Hi-Z Power-Down
-	1	001	Power-Up, Down	Rising	Power-Up
	I	001	(10-k Ω )	Falling	10-k $\Omega$ Power-Down
-	1	010	Margin-High, Low	Rising	Margin High Trigger
	I	010		Falling	Margin Low Trigger
	1	011	Function Generation	Rising	Start Function Generation
D2h, CONFIG2 and D3h, TRIGGER				Falling	Stop Function Generation
- ,	1 100	High-Priority	Rising	Start High-Priority Medical Alarm	
	I	1 100 Medical Alarm	Falling	Stop High-Priority Medical Alarm	
-	1	101	Medium-Priority Medical Alarm	Rising	Start Medium-Priority Medical Alarm
				Falling	Stop Medium-Priority Medical Alarm
-	1	110	Low-Priority	Rising	Start Low-Priority Medical Alarm
	I		Medical Alarm	Falling	Stop Low-Priority Medical Alarm
-	1	111	I <sup>2</sup> C Slave Address	Rising	Enable I <sup>2</sup> C Slave Address Update
	I	1 111 I <sup>2</sup> C Slave A		Falling	Disable I <sup>2</sup> C Slave Address Update

表 8-1. GPI Configuration



#### 8.3.3 DAC Update

The DAC output pin (OUT) is updated at the end of  $I^2C$  DAC write frame.

#### 8.3.3.1 DAC Update Busy

The DAC\_UPDATE\_BUSY bit (address D0h) is set to 1 by the device when certain DAC update operations, such as *function generation*, *transition to margin high or low*, or any of the medical alarms are in progress. When the DAC\_UPDATE\_BUSY bit is set to 1, do not write to any of the DAC registers. After the DAC update operation is completed (DAC\_UPDATE\_BUSY = 0), any of the DAC registers can be written.

#### 8.3.4 Nonvolatile Memory (EEPROM or NVM)

The DACx3701 contain nonvolatile memory (NVM) bits. These memory bits are user programmable and erasable, and retain the set values in the absence of a power supply. All the register bits, as shown in  $\frac{1}{8}$  8-2, can be stored in the device NVM by setting NVM\_PROG = 1 (address D3h). The NVM\_BUSY bit (address D0h) is set to 1 by device when a NVM write or reload operation is ongoing. During this time, the device blocks all write operations to the device. The NVM\_BUSY bit is set to 0 after the write or reload operation is complete; at this point, all write operations to the device are allowed. The default value for all the registers in the DACx3701 is loaded from NVM as soon as a POR event is issued. Do not perform a read operation from the DAC register while NVM\_BUSY = 1.

The DACx3701 also implement NVM\_RELOAD bit (address D3h). Set this bit to 1 for the device to start an NVM reload operation. After the operation is complete, the device autoresets this bit to 0. During the NVM\_RELOAD operation, the NVM\_BUSY bit is set to 1.

REGISTER ADDRESS	REGISTER NAME	BIT ADDRESS	BIT NAME
		13	DEVICE_LOCK
		11:9	CODE_STEP
D1h		8:5	SLEW_RATE
DIN	GENERAL_CONFIG	4:3	DAC_PDN
		2	REF_EN
		1:0	DAC_SPAN
		15:14	SLAVE_ADDRESS
	CONFIG2	13:11	GPI_CONFIG
D2h		5:4	INTERBURST_TIME
		3:2	PULSE_OFF_TIME
		1:0	PULSE_ON_TIME
D3h	TRIGGER	10	GPI_EN
21h	DAC_DATA	11:2	DAC_DATA
25h	DAC_MARGIN_HIGH	11:4	MARGIN_HIGH (8 most significant bits)
26h	DAC_MARGIN_LOW	11:4	MARGIN_LOW (8 most significant bits)

表	8-2.	NVM	<b>Programmable Registers</b>	
---	------	-----	-------------------------------	--



#### 8.3.4.1 NVM Cyclic Redundancy Check

The DACx3701 implement a cyclic redundancy check (CRC) feature for the device NVM to make sure that the data stored in the device NVM is uncorrupted. There are two types of CRC alarm bits implemented in DACx3701:

- NVM\_CRC\_ALARM\_USER
- NVM CRC ALARM INTERNAL

The NVM\_CRC\_ALARM\_USER bit indicates the status of user-programmable NVM bits, and the NVM\_CRC\_ALARM\_INTERNAL bit indicates the status of internal NVM bits The CRC feature is implemented by storing a 10-Bit CRC (CRC-10-ATM) along with the NVM data each time NVM program operation (write or reload) is performed and during the device start up. The device reads the NVM data and validates the data with the stored CRC. The CRC alarm bits (NVM\_CRC\_ALARM\_USER and NVM\_CRC\_ALARM\_INTERNAL address D0h) report any errors after the data are read from the device NVM.

#### 8.3.4.2 NVM\_CRC\_ALARM\_USER Bit

A logic 1 on NVM\_CRC\_ALARM\_USER bit indicates that the user-programmable NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. To reset the alarm bits to 0, issue a software reset (see # 8.3.7) command, or cycle power to the DAC. A power cycle also reloads the user-programmable NVM bits. In case of NVM data corruption, program the NVM again.

#### 8.3.4.3 NVM\_CRC\_ALARM\_INTERNAL Bit

A logic 1 on NVM\_CRC\_ALARM\_INTERNAL bit indicates that the internal NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. In case of a temporary failure, to reset the alarm bits to 0, issue a software reset (see # 8.3.7) command or cycle power to the DAC.

#### 8.3.5 Programmable Slew Rate

When the slew rate control feature is used, the output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output. Do not write to CODE\_STEP, SLEW\_RATE, or DAC\_DATA during the output slew.



表 8-3. Code Step						
REGISTER ADDRESS AND NAME	CODE_STEP[2]	CODE_STEP[1]	CODE_STEP[0]	COMMENT		
	0	0	0	Code step size = 1 LSB (default)		
	0	0	1	Code step size = 2 LSB		
	0	1	0	Code step size = 3 LSB		
D1h, GENERAL_CONFIG	0	1	1	Code step size = 4 LSB		
	1	0	0	Code step size = 6 LSB		
	1	0	1	Code step size = 8 LSB		
	1	1	0	Code step size = 16 LSB		
	1	1	1	Code step size = 32 LSB		

#### 表 8-4. Slew Rate

REGISTER ADDRESS AND NAME	SLEW_RATE[3]	SLEW_RATE[2]	SLEW_RATE[1]	SLEW_RATE[0]	TIME PERIOD (PER STEP)
	0	0	0	0	25.6 µs
	0	0	0	1	32 µs
	0	0	1	0	38.4 µs
	0	0	1	1	44.8 µs
	0	1	0	0	204.8 µs
	0	1	0	1	256 µs
	0	1	1	0	307.2 μs
D1h, GENERAL_CONFIG	0	1	1	1	819.2 μs
DIII, GENERAL_CONFIG	1	0	0	0	1638.4 µs
	1	0	0	1	2457.6 µs
	1	0	1	0	3276.8 µs
	1	0	1	1	4915.2 µs
	1	1	0	0	12 µs
	1	1	0	1	8 µs
	1	1	1	0	4 µs
	1	1	1	1	0 μs, no slew (default)



#### 8.3.6 Power-on-Reset (POR)

The DACx3701 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the  $V_{DD}$  supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 30-ms, POR delay. The default value for all the registers in the DACx3701 is loaded from NVM as soon as the POR event is issued.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific  $V_{DD}$  levels, as indicated in 🕅 8-1, in order to make sure that the internal capacitors discharge and reset the device on power up. To make sure that a POR occurs,  $V_{DD}$  must be less than 0.7 V for at least 1 ms. When  $V_{DD}$  drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When  $V_{DD}$  remains greater than 1.65 V, a POR does not occur.




图 8-1. Threshold Levels for V<sub>DD</sub> POR Circuit

#### 8.3.7 Software Reset

To initiate a device software reset event, write the reserved code 1010 to the SW\_RESET (address D3h). A software reset initiates a POR event.


#### 8.3.8 Device Lock Feature

The DACx3701 implement a device lock feature that prevents an accidental or unintended write to the DAC registers. The device locks all the registers when the DEVICE\_LOCK bit (address D1h) is set to 1. To bypass the DEVICE\_LOCK setting, write 0101 to the DEVICE\_UNLOCK\_CODE bits (address D3h).



#### 8.3.9 PMBus Compatibility

The PMBus protocol is an I<sup>2</sup>C-based communication standard for power-supply management. PMBus contains standard command codes tailored to power supply applications. The DACx3701 implement some PMBus commands such as *Turn Off, Turn On, Margin Low, Margin High, Communication Failure Alert Bit (CML)*, as well as *PMBUS revision*. 8 - 2 shows typical PMBus connections. The EN\_PMBUS bit (Bit 12, address D1h) must be set to 1 to enable the PMBus protocol.





Similar to I<sup>2</sup>C, PMBus is a variable length packet of 8-bit data bytes, each with a receiver acknowledge, wrapped between a start and stop bit. The first byte is always a 7-bit *slave address* followed by a *write* bit, sometimes called the *even address* that identifies the intended receiver of the packet. The second byte is an 8-bit *command* byte, identifying the PMBus command being transmitted using the respective command code. After the command byte, the transmitter either sends data associated with the command to write to the receiver command register (from most significant byte to least significant byte), or sends a new start bit indicating the desire to read the data associated with the command register from the receiver. Then the receiver transmits the data following the same most significant byte first format (see  $\frac{1}{8}$  8-11).



#### 8.4 Device Functional Modes

#### 8.4.1 Power Down Mode

The DACx3701 output amplifier and internal reference can be independently powered down through the DAC\_PDN bits (address D1h). At power up, the DAC output and the internal reference are disabled by default. In power-down mode, the DAC output (OUT pin) is in a high-impedance state. To change this state to  $10k\Omega$ -A<sub>GND</sub> (at power up), use the DAC\_PDN bits (address D1h).

The DAC power-up state can be programmed to any state (power-down or normal mode) using the NVM.  $\frac{1}{8}$  8-5 shows the DAC power-down bits.

REGISTER ADDRESS AND NAME	DAC_PDN[1]	DAC_PDN[0]	DESCRIPTION
	0	0	Power up
	0	1	Power down to 10 $k\Omega$
D1h, GENERAL_CONFIG	1	0	Power down to high impedance (HiZ) (default)
	1	1	Power down to 10 k $\Omega$

表 8-5. [	DAC	Power-Down	Bits
----------	-----	------------	------

#### 8.4.2 Continuous Waveform Generation (CWG) Mode

The DACx3701 implement a continuous waveform generation feature. To set the device to this mode, set the START\_FUNC\_GEN (address D3h) to 1. In this mode, the DAC output pin (OUT) generates a continuous waveform based on the FUNC\_CONFIG bits (address D1h). 表 8-6 shows the continuous waveforms that can be generated in this mode. The frequency of the waveform depends on the resistive and capacitive load on the OUT pin, high and low codes, and slew rate settings as shown in the following equations.

$$f_{SQUARE-WAVE} = \frac{1}{2 \times SLEW_RATE}$$
(3)  
$$f_{TRIANGLE-WAVE} = \frac{1}{2 \times SLEW_RATE \times \left(\frac{MARGIN_HIGH - MARGIN_LOW + 1}{CODE_STEP}\right)}$$
(4)  
$$f_{SAWTOOTH-WAVE} = \frac{1}{SLEW_RATE \times \left(\frac{MARGIN_HIGH - MARGIN_LOW + 1}{CODE_STEP}\right)}$$
(5)

where:

- SLEW\_RATE is the programmable DAC slew rate specified in  $\frac{1}{8}$  8-4.
- MARGIN\_HIGH and MARGIN\_LOW are the programmable DAC codes.
- CODE\_STEP is the programmable DAC step code in 表 8-3.



	表 8-6. FU	NC_CONFIG bits	
REGISTER ADDRESS AND NAME	FUNC_CONFIG[1]	FUNC_CONFIG[0]	DESCRIPTION
	0	0	Generates a triangle wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with slope defined by SLEW_RATE and CODE_STEP (address D1h) bits
D1h, GENERAL CONFIG	0	1	Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with rising slope defined by SLEW_RATE and CODE_STEP (address D1h) bits and immediate falling edge
DIII, GENERAL_CONTIG	1	0	Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with falling slope defined by SLEW_RATE and CODE_STEP (address D1h) bits and immediate rising edge
	1	1	Generates a square wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with pulse high and low period defined by SLEW_RATE (address D1h) bits

#### 8.4.3 PMBus Compatibility Mode

The DACx3701 I<sup>2</sup>C interface implements some of the PMBus commands. 表 8-7 shows the supported PMBus commands that are implemented in DACx3701.The DAC uses MARGIN\_LOW (address 26h), MARGIN\_HIGH (address 25h) bits, SLEW\_RATE, and CODE\_STEP bits (address D1h) for PMBUS\_OPERATION\_CMD. The EN\_PMBUS bit (Bit 12, address D1h) must be set to 1 to enable the PMBus protocol.

REGISTER ADDRESS AND NAME	PMBUS_OPERATION_CMD[15:8]	DESCRIPTION
	00h	Turn off
01h, PMBUS OPERATION	80h	Turn on
UTII, PMBUS_UPERATION	94h	Margin low
	A4h	Margin high

#### 表 8-7. PMBus Operation Commands

The DACx3701 also implement PMBus features such as group command protocol and communication time-out failure. The CML bit (address 78h) indicates a communication fault in the PMBus. This bit is reset by writing 1.

To get the PMBus version, read the PMBUS\_VERSION bits (address 98h).

#### 8.4.4 Medical Alarm Generation Mode

The DACx3701 are also used to generate continuous alarm tones for medical devices. Use a suitable analog mixer, audio amplifier, and a speaker to generate low, medium, or high priority alarm tones. See the *Application and Implementation* section for more details. The DACx3701 allow tunability and configurability to support different alarm generation. Using this approach, configurable medical alarm tones can be generated with a simple circuit, and with no need for runtime software. The GPI pin can be used for trigerring an alarm directly without using the I<sup>2</sup>C interface. This feature helps when the processor fails or the software crashes. This feature is also helpful when there is a power failure and the alarm circuit is driven by a battery or a super capacitor.

#### 8.4.4.1 Low-Priority Alarm

The MED\_ALARM\_LP bit (address D2h) is used to trigger a medical low-priority alarm generation. The DAC generates a continuous-alarm signal until this bit is set back to 0. After the bit is set to 0, the device does not abruptly end the alarm generation; the device stops only after completing the ongoing burst.

Copyright © 2023 Texas Instruments Incorporated



#### 8.4.4.2 Medium-Priority Alarm

The MED\_ALARM\_MP bit (address D2h) is used to trigger a medical medium-priority alarm generation. The DAC generates a continuous-alarm signal until this bit is set back to 0. After the bit is set to 0, the device does not abruptly end the alarm generation; the device stops only after completing the ongoing burst.

#### 8.4.4.3 High-Priority Alarm

The MED ALARM HP bit (address D2h) is used to trigger a medical high-priority alarm generation. The DAC generates a continuous-alarm signal until this bit is set back to 0. After the bit is set to 0, the device does not abruptly end the alarm generation; the device stops only after completing the ongoing burst.

#### 8.4.4.4 Interburst Time

The INTERBURST\_TIME bit (address D2h) is used set the time between two adjacent bursts. 表 8-8 lists the INTERBURST\_TIME settings.

				•			
-	ISTER ADDRESS AND NAME	INTERBURST_TIME[1:0]	HIGH PRIORITY ALARM INTERBURST TIME	MEDIUM PRIORITY ALARM INTERBURST TIME	LOW PRIORITY ALARM INTERBURST TIME		
		00	2.55 s	2.60 s			
	2h, CONFIG2	01	2.96 s	3.06 s	16 s		
		10	3.38 s	3.52 s	- 10 S		
		11	3.80 s	4.00 s			

#### 表 8-8. Interburst Time

#### 8.4.4.5 Pulse Off Time

The PULSE OFF TIME bit (address D2h) is used to control the low period of trapezoid in a medical alarm waveform. 表 8-9 lists the PULSE OFF TIME settings.

REGISTER ADDRESS AND NAME	PULSE_OFF_TIME[1:0]	HIGH PRIORITY ALARM PULSE OFF TIME	MEDIUM PRIORITY ALARM PULSE OFF TIME	LOW PRIORITY ALARM PULSE OFF TIME
	00	15 ms	40 ms	40 ms
D2h, CONFIG2	01	36 ms	60 ms	60 ms
D2n, CONFIG2	10	58 ms	80 ms	80 ms
	11	80 ms	100 ms	100 ms

## 

#### 8.4.4.6 Pulse On Time

The PULSE ON TIME bit (address D2h) controls the high period of trapezoid in a medical alarm waveform. 表 8-10 lists the PULSE ON TIME settings.

#### 表 8-10. Pulse On Time

REGISTER ADDRESS AND NAME	PULSE_ON_TIME[1:0]	HIGH PRIORITY ALARM PULSE ON TIME	MEDIUM PRIORITY ALARM PULSE ON TIME	LOW PRIORITY ALARM PULSE ON TIME
	00	80 ms	130 ms	130 ms
D2h, CONFIG2	01	103 ms	153 ms	153 ms
DZII, CONFIGZ	10	126 ms	176 ms	176 ms
	11	150 ms	200 ms	200 ms



### 8.5 Programming

The DACx3701 devices have a 2-wire serial interface (SCL and SDA) as shown in the pin diagram of # 6. The I<sup>2</sup>C bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through the open drain I/O pins, SDA and SCL.

The I<sup>2</sup>C specification states that the device that controls communication is called a *master*, and the devices that are controlled by the master are called *slaves*. The master device generates the SCL signal. The master device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the master. The master device on an I<sup>2</sup>C bus is typically a microcontroller or digital signal processor (DSP). The DACx3701 family operates as a slave device on the I<sup>2</sup>C bus. A slave device acknowledges master commands, and upon master control, receives or transmits data.

Typically, theDACx3701 family operates as a slave receiver. A master device writes to the DACx3701, a slave receiver. However, if a master device requires the DACx3701 internal register data, the DACx3701 operate as a slave transmitter. In this case, the master device reads from the DACx3701. According to I<sup>2</sup>C terminology, read and write refer to the master device.

The DACx3701 family is a slave and supports the following data transfer modes:

- Standard mode (100 kbps)
- Fast mode (400 kbps)
- Fast mode plus (1.0 Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, both modes are referred to as *F/S-mode* in this document. The fast mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current would be 3 mA; similar to the case of standard and fast modes. The DACx3701 family supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device: start or repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the rising edge of the ACK bit, following the second byte.

Other than specific timing signals, the  $I^2C$  interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle, as shown in  $\mathbb{K}$  8-3.






图 8-3. Acknowledge and Not Acknowledge on the I<sup>2</sup>C Bus

#### 8.5.1 F/S Mode Protocol

The following steps explain a complete transaction in F/S mode.

- 1. The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in <sup>[</sup>∧ 8-4. All I<sup>2</sup>C-compatible devices recognize a start condition.
- 2. The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in 8-5. All devices recognize the address sent by the master and compare the address to the respective internal fixed address. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle, as shown in Figure 8-3. When the master detects this acknowledge, the communication link with a slave has been established.
- 3. The master generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the slave. In either case, the receiver must acknowledge the data sent by the transmitter. The acknowledge signal can be generated by the master or by the slave, depending on which is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high, as shown in 8 8-4. This action releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.






图 8-4. Start and Stop Conditions




图 8-5. Bit Transfer on the I<sup>2</sup>C Bus




#### 8.5.2 I<sup>2</sup>C Update Sequence

For a single update, the DACx3701 require a start condition, a valid I<sup>2</sup>C address byte, a command byte, and two data bytes, as listed in  $\frac{1}{5}$  8-11.

						12 0-1	i. Opue	ale Deg	uence				-		
MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
Address (A) byte 节 8.5.2.1			Command byte 节 8.5.2.2				Data	i byte - M	SDB	Data byte - LSDB			SDB		
DB [31:24]				C	DB [23:16	6]			DB [15:8]				DB [7:0]		

寿	8-11	Undate	Sequence
æ	0-11.	Upuale	Sequence

After each byte is received, the DACx3701 family acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in  $\boxed{8}$  8-6. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C address byte selects the DACx3701 devices.



#### 图 8-6. I<sup>2</sup>C Bus Protocol

The command byte sets the operating mode of the selected DACx3701 device. For a data update to occur when the operating mode is selected by this byte, the DACx3701 device must receive two data bytes: the most significant data byte (MSDB) and least significant data byte (LSDB). The DACx3701 device performs an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 10 kSPS. Using the fast mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 25 kSPS. When a stop condition is received, the DACx3701 device releases the  $I^2$ C bus and awaits a new start condition.



#### 8.5.2.1 Address Byte

The address byte, as shown in the following table, is the first byte received following the start condition from the master device. The first five bits (MSBs) of the address are factory preset to 10010. The next two bits of the address are controlled by the SLAVE\_ADDRESS field in the CONFIG2 register. Follow the procedure described in the next section to configure the slave address. The possible slave addresses using these bits are also shown in the next section.

			10-12.	Address E	yıc			
COMMENT				MSB				LSB
_	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/ W
General address	1	0	0	1	0	See 表 (slave addre		0 or 1
Broadcast address	1	0	0	0	1	1	1	0

#### 表 8-12. Address Byte

The DACx3701 family supports broadcast addressing, which can be used for synchronously updating or powering down multiple DACx3701 devices. The DACx3701 family is designed to work with other members of the family to support multichip synchronous updates. Using the broadcast address, the DACx3701 devices respond regardless of the states of the SLAVE ADDRESS bits. Broadcast is supported only in write mode.

#### 8.5.2.1.1 Slave Address Configuration

This section provides the step by step procedure to configure the I<sup>2</sup>C slave addresses for up to four DACs. Use the broadcast address for all the steps.

- 1. Set GPI pin to 0b for all devices.
- 2. Set GPI\_CONFIG in the CONFIG2 register to 111b.
- 3. Set GPI\_EN in the TRIGGER register to 1b.
- 4. Set the GPI pin to logic HIGH for the device that needs to be configured.
- 5. Write data to SLAVE\_ADDRESS bit field in the CONFIG2 register. Only the device with GPI pin logic HIGH updates the SLAVE\_ADDRESS setting passed in the command. Make sure that the rest of the devices on the same I<sup>2</sup>C bus have their respective GPI pins set to logic LOW during this process.
- 6. Toggle the GPI pin of the device bring programmed to logic LOW.
- 7. Repeat steps (1) through (6) above to program the I2C slave addresses to all the devices on the bus.
- 8. Set GPI\_EN to 0b.
- 9. Change GPI\_CONFIG to 000b.
- 10. Trigger NVM write operation.

The devices are now ready for use.

#### 表 8-13. Address Format

SLAVE ADDRESS	SLAVE_ADDRESS FIELD IN CONFIG2 REGISTER
1001000	00 (default)
1001001	01
1001010	10
1001011	11



#### 8.5.2.2 Command Byte

**8-14** lists the command byte addresses.

nmand Byte (Register Names)
REGISTER NAME
STATUS
GENERAL_CONFIG
CONFIG2
TRIGGER
DAC_DATA
DAC_MARGIN_HIGH
DAC_MARGIN_LOW
PMBUS_OPERATION
PMBUS_STATUS_BYTE
PMBUS_VERSION

## 8.5.3 I<sup>2</sup>C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a slave address and the R/ $\overline{W}$  bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the slave address and the R/ W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The master must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.

An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the slave address and the R/  $\overline{W}$  bit set to 1, and the two bytes of the last register are read out.

The broadcast address cannot be used for reading.

s	MSB		R/ ₩ (0)	АСК	MSB		LSB	АСК	Sr	MSB		R/ W (1)	АСК	MSB		LSB	ACK	MSB		LSB	АСК
	ADDRESS BYTE 节 8.5.2.1			E	MMA BYTI 8.5.			ADDRESS Sr BYTE 节 8.5.2.1			MSDB		В		L	SDE	3				
From Master Slave I		From	n Ma	aster	Slave Fro		From	Mas	ter	Slave	Fro	m Sl	ave	Master	Fro	m Sl	ave	Master			

表 8-15. Read Sequence



## 8.6 Register Map

4000500			MOST	SIGNIFICANT	DATA BYTE (	MSDB)			LEAST SIGNIFICANT DATA BYTE (LSDB)								
ADDRESS	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
D0h	NVM_CRC_ ALARM_ USER	NVM_CRC_ ALARM_ INTERNAL	NVM_BUSY	DAC_ UPDATE_ BUSY			x	(1)				DEVI	CE_ID		VERSION_ID		
D1h	FUNC_C	CONFIG	DEVICE_ LOCK	EN_PMBUS		CODE_STEP			SLEW	_RATE		DAC	_PDN	REF_EN	DAC_	SPAN	
D2h	SLAVE_A	DDRESS		GPI_CONFIG		MED_ ALARM_HP	MED_ ALARM_MP	MED_ ALARM_LP	RESE	RVED	INTERBURST_TIME		PULSE_OFF_TIME		FF_TIME PULSE_ON_TIME		
D3h		DEVICE_UN	LOCK_CODE		х	X GPI_EN DEVICE_ START_ PMBUS_ PMBUS_ NVM_ RELOAD NVM_ RELOAD SW_F							SW_R	RESET			
21h		2	x					DAC_DAT	_DATA[9:0] (10-Bit) or DAC_DATA[7:0] (8-Bit)						Х	(	
25h		:	x					MARGIN_HIG	H[9:0] (10-Bit)	or MARGIN_HI	GH[7:0] (8-Bit)				X	(	
26h		:	x					MARGIN_LO	N[9:0] (10-Bit)	or MARGIN_LC	DW[7:0] (8-Bit)				X	(	
01h				PMBUS_OPEF	RATION_CMD				N/A								
78h			2	х			CML	Х				Ν	/A				
98h				PMBUS_V	'ERSION							Ν	/A				

表 8-16. Register Map

(1) X = Don't care.

#### 表 8-17. Register Names

ADDRESS	REGISTER NAME	SECTION
D0h	STATUS	节 8.6.1
D1h	GENERAL_CONFIG	节 8.6.2
D2h	CONFIG2	节 8.6.3
D3h	TRIGGER	节 8.6.4
21h	DAC_DATA	节 8.6.5
25h	DAC_MARGIN_HIGH	节 8.6.6
26h	DAC_MARGIN_LOW	节 8.6.7
01h	PMBUS_OPERATION	节 8.6.8
78h	PMBUS_STATUS_BYTE	节 8.6.9
98h	PMBUS_VERSION	节 8.6.10



Access Type	Code	Description
Х	X	Don't care
Read Type	L	
R	R	Read
Write Type	<b>I</b>	
W	W	Write
Reset or Default Va	alue	
-n		Value after reset or the default value

#### 表 8-18. Access Type Codes



# 8.6.1 STATUS Register (address = D0h) [reset = 000Ch or 0014h]

	图 8-7. STATUS Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NVM_CRC_ ALARM_ USER	NVM_CRC_ ALARM_ INTERNAL	NVM_ BUSY	DAC_ UPDATE_ BUSY			)	X				DEVI	CE_ID		VERS	ION_ID
R-0h	R-0h	R-0h	R-0h			X-(	)0h					: R-3h R-5h		R	-0h

#### 表 8-19. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	NVM_CRC_ALARM_USER	R	0	0 : No CRC error in user NVM bits 1: CRC error in user NVM bits
14	NVM_CRC_ALARM_INTERNAL	R	0	0 : No CRC error in internal NVM 1: CRC error in internal NVM bits
13	NVM_BUSY	R	0	0 : NVM write or load completed, Write to DAC registers allowed 1 : NVM write or load in progress, Write to DAC register map not allowed
12	DAC_UPDATE_BUSY	R	0	0 : DAC outputs updated, Write to DAC registers allowed 1 : DAC outputs update in progress, Write to DAC register map not allowed
11 - 6	X	Х	00h	Don't care
5 - 2	DEVICE_ID	R	DAC53701: 3h DAC43701: 5h	Device identifier: DAC53701: 3h DAC43701: 5h
1 - 0	VERSION_ID	R	Oh	Silicon version identifier. This field may have a different value based on the silicon revision.

#### 8.6.2 GENERAL\_CONFIG Register (address = D1h) [reset = 01F0h]

#### 图 8-8. GENERAL\_CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FUN CON		DEVICE_ LOCK	EN_ PMBUS	CC	DDE_ST	ΈP		SLEW	_RATE		DAC_	PDN	REF_EN	DAC_	SPAN
R/ 🕅	V-0h	R/W-0h	R/W-0h		R/W-0h	l		R/V	7-Fh		R/W	Ī-2h	R/W-0h	R/W	<sup>7</sup> -0h

#### 表 8-20. GENERAL\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15 - 14	FUNC_CONFIG	R/W	00	<ul> <li>00: Generates a triangle wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with slope defined by SLEW_RATE and CODE_STEP bits.</li> <li>01: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with rising slope defined by SLEW_RATE and CODE_STEP bits and immediate falling edge.</li> <li>10: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with rising slope defined by SLEW_RATE and CODE_STEP bits and immediate falling edge.</li> <li>10: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with falling slope defined by SLEW_RATE and CODE_STEP bits and immediate rising edge.</li> <li>11: Generates a square wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with pulse high and low period defined by SLEW_RATE bits.</li> </ul>
13	DEVICE_LOCK	R/₩	0	0: Device not locked 1: Device locked, the device locks all the registers. This bit can be overwritten (unlock device) by writing 0101 to the DEVICE_UNLOCK_CODE bits (address D3h)



## 表 8-20. GENERAL\_CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
12	EN_PMBUS	R/W	0	0: PMBus mode disabled 1: PMBus mode enabled
11 - 9	CODE_STEP	R/W	000	Code step for programmable slew rate control. 000: Code step size = 1 LSB (default) 001: Code step size = 2 LSB 010: Code step size = 3 LSB 011: Code step size = 4 LSB 100: Code step size = 6 LSB 101: Code step size = 8 LSB 110: Code step size = 16 LSB 111: Code step size = 32 LSB
8 - 5	SLEW_RATE	R/W	1111	Slew rate for programmable slew rate control. 0000: 25.6 µs (per step) 0001: 32 µs (per step) 0010: 38.4 µs (per step) 0011: 44.8 µs (per step) 0100: 204.8 µs (per step) 0101:256 µs (per step) 0111: 819.2 µs (per step) 1000: 1.6384 ms (per step) 1001: 2.4576 ms (per step) 1011: 4.9152 ms (per step) 1011: 4.9152 ms (per step) 1100: 12 µs (per step) 1101: 8 µs (per step) 1111: No slew (default)
4 - 3	DAC_PDN	R/W	10	<ul> <li>00: Power up</li> <li>01: Power down to 10 k Ω</li> <li>10: Power down to high impedance (default)</li> <li>11: Power down to 10 k Ω</li> </ul>
2	REF_EN	R/W	0	0: Internal reference disabled, $V_{DD}$ is DAC reference voltage, DAC output range from 0 to $V_{DD}$ . 1: Internal reference enabled, DAC reference = 1.21 V, DAC output range is a function of DAC_SPAN.
1 - 0	DAC_SPAN	R/W	00	Only applicable when internal reference is enabled. 00: Reference to $V_{OUT}$ gain = 1.5x 01: Reference to $V_{OUT}$ gain = 2x 10: Reference to $V_{OUT}$ gain = 3x 11: Reference to $V_{OUT}$ gain = 4x



### 8.6.3 CONFIG2 Register (address = D2h) [reset = 0000h]

	图 8-9. CONFIG2 Register													
15 14	13 12 11	10	9	8	7	6	5	4	3	2	1	0		
SLAVE_ ADDRESS	GPI_ CONFIG	MED_ ALARM_ HP	MED_ ALARM_ MP	MED_ ALARM_ LP	RESER	VED	MED_A DEAD		PUL OFF_	_	PUL ON_	.SE_ TIME		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	RESER	VED	R/W	7-0h	R/W	<sup>7</sup> -0h	R/W	7-0h		

#### 表 8-21. CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15 - 14	SLAVE_ADDRESS	R/W	0h	AD1-AD0 of device a	iddress as per 表 <mark>8-1</mark> 3	i
13-11	GPI_CONFIG	R/W	0h	Refer to 表 8-1 for th	e GPI configuration	
10	MED_ALARM_HP	R/W	0	0: No medical alarm 1: High priority medic	waveform generated cal alarm waveform ge	nerated
9	MED_ALARM_MP	R/W	0	0: No medical alarm 1: Medium priority me	waveform generated edical alarm waveform	generated
8	MED_ALARM_LP	R/W	0	0: No medical alarm 1: Low priority medic	waveform generated al alarm waveform ger	nerated
7 - 6	RESERVED	Reserved 0 RESERVED				
5 - 4	INTERBURST_TIME	R/W	00	High priority alarm 00: 2.55 s 01: 2.96 s 10: 3.38 s 11: 3.80 s	Medium priority alarm 00: 2.60 s 01: 3.06 s 10: 3.52 s 11: 4.00 s	Low priority alarm 00: 16 s 01: 16 s 10: 16 s 11: 16 s
3 - 2	PULSE_OFF_TIME	R/W	00	High priority alarm 00: 15 ms 01: 36 ms 10: 58 ms 11: 80 ms	Medium priority alarm 00: 40 ms 01: 60 ms 10: 80 ms 11: 100 ms	Low priority alarm 00: 40 ms 01: 60 ms 10: 80 ms 11: 100 ms
1 - 0	PULSE_ON_TIME	R/W	00	High priority alarm 00: 80 ms 01: 103 ms 10: 126 ms 11: 150 ms	Medium priority alarm 00: 130 ms 01: 153 ms 10: 176 ms 11: 200 ms	Low priority alarm 00: 130 ms 01: 153 ms 10: 176 ms 11: 200 ms

www.ti.com.cn

# 8.6.4 TRIGGER Register (address = D3h) [reset = 0008h]

						1-0 kg	0. 111100	LIV IVERIO							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEVI	CE_UNI	LOCK_	CODE	х	GPI_ EN	DEVICE_ CONFIG_ RESET	START_ FUNC_ GEN	PMBUS_ MARGIN_ HIGH	PMBUS_ MARGIN_ LOW	NVM_ RELOAD	NVM_ PROG	S	SW_R	ESEI	-
	W	-0h		X-0h	R/W-0h	W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		W-	8h	

表 8-22. TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15 - 12	DEVICE_UNLOCK_CODE	W	0000	Write 0101 to unlock the device to bypass DEVICE_LOCK bit.
11	x	Х	0h	Don't care
10	GPI_EN	R/W	0	0: GPI disabled 1: GPI enabled
9	DEVICE_CONFIG_RESET	W	0	0: Device configuration reset not initiated 1: Device configuration reset initiated. All registers loaded with factory reset values.
8	START_FUNC_GEN	R/W	0	0: Continuous waveform generation mode disabled 1: Continuous waveform generation mode enabled, device generates continuous waveform based on FUNC_CONFIG (address D1h), MARGIN_LOW (address 26h), MARGIN_HIGH (address 25h), and SLEW_RATE and CODE_STEP (address D1h) bits.
7	PMBUS_MARGIN_HIGH	R/W	0	0: PMBus margin high command not initiated 1: PMBus margin high command initiated, DAC output margins high to MARGIN_HIGH code (address 25h). This bit automatically resets to 0 after the DAC code reaches MARGIN_HIGH value.
6	PMBUS_MARGIN_LOW	R/W	0	0: PMBus margin low command not initiated 1: PMBus margin low command initiated, DAC output margins low to MARGIN_LOW code (address 26h). This bit automatically resets to 0 after the DAC code reaches MARGIN_LOW value.
5	NVM_RELOAD	R/W	0	0: NVM reload not initiated 1: NVM reload initiated, applicable DAC registers loaded with corresponding NVM. NVM_BUSY bit set to 1 which this operation is in progress This bit is self-resetting.
4	NVM_PROG	R/W	0	0: NVM write not initiated 1: NVM write initiated, NVM corresponding to applicable DAC registers loaded with existing register settings. NVM_BUSY bit set to 1 which this operation is in progress. This bit is self- resetting.
3 - 0	SW_RESET	W	1000	1000: Software reset not initiated 1010: Software reset initiated, DAC registers loaded with corresponding NVMs, all other registers loaded with default settings.

# 图 8-10. TRIGGER Register

### 8.6.5 DAC\_DATA Register (address = 21h) [reset = 0000h]

	图 8-11. DAC_DATA Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	>	<			DAC_DATA[9:0] / DAC_DATA[7:0] - MSB Left aligned										X
	X-0h R/W-000h											X-	0h		

#### 表 8-23. DAC\_DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	x	Х	0h	Don't care
11-2	DAC_DATA[9:0] / DAC_DATA[7:0]	R/W	000h	Writing to the DAC_DATA register forces the respective DAC channel to update the active register data to the DAC_DATA. Data are in straight binary format and use the following format: DACx3701: { DATA[9:0] } DACx3701: { DATA[7:0], X, X } X = Don' t care bits
1-0	x	Х	0h	Don't care

#### 8.6.6 DAC\_MARGIN\_HIGH Register (address = 25h) [reset = 0000h]

#### 图 8-12. DAC\_MARGIN\_HIGH Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	>	<			MAR	GIN_HIG	GH[9:0] /	MARGIN	_HIGH[7	:0] - MS	B Left ali	gned		)	x
	Х-	0h						R/W-	000h					X-	0h

#### 表 8-24. DAC\_MARGIN\_HIGH Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	X	Х	0h	Don't care
11-2	MARGIN_HIGH[9:0] / MARGIN_HIGH[7:0] - MSB Left aligned	R/W	000h	Margin high code for DAC output. Data are in straight binary format and use the following format: DACx3701: { MARGIN_HIGH[[9:0] } DACx3701: { MARGIN_HIGH[[7:0], X, X } X = Don' t care bits
1-0	X	Х	0h	Don't care

#### 8.6.7 DAC\_MARGIN\_LOW Register (address = 26h) [reset = 0000h]

#### 图 8-13. DAC\_MARGIN\_LOW Register

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Х	(			MARGIN_LOW[9:0] / MARGIN_LOW[7:0] - MSB Left aligned										x
		Х-	0h						R/W-	-000h					X-0h	

### 表 8-25. DAC\_MARGIN\_LOW Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	x	Х	0h	Don't care
11-2	MARGIN_LOW[9:0] / MARGIN_LOW[7:0] - MSB Left aligned	R/W	000h	Margin low code for DAC output. Data are in straight binary format and follows the format below: DACx3701: { MARGIN_LOW[[9:0] } DACx3701: { MARGIN_LOW[[7:0], X, X } X = Don't care bits
1-0	x	Х	0h	Don't care

Copyright © 2023 Texas Instruments Incorporated



#### 8.6.8 PMBUS\_OPERATION Register (address = 01h) [reset = 0000h]

	图 8-14. PMBUS_OPERATION Register															
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1												0				
	PMBUS_OPERATION_CMD											>	<			
Ī	R/ W-00h											X-0	)0h			

#### 表 8-26. PMBUS\_OPERATION Register Field Descriptions

Bit	Field	Туре	Reset	Description
15 - 8	PMBUS_OPERATION_CMD	R/W	00h	PMBus operation commands 00h: Turn off 80h: Turn on A4h: Margin high, DAC output margins high to MARGIN_HIGH code (address 25h) 94h: Margin low, DAC output margins low to MARGIN_LOW code (address 26h)
7 - 0	X	Х	00h	Not applicable

### 8.6.9 PMBUS\_STATUS\_BYTE Register (address = 78h) [reset = 0000h]

#### 图 8-15. PMBUS\_STATUS\_BYTE Register

							_			<u> </u>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X							Х	N/A							
X-00h							X-0h				X-(	)0h			

#### 表 8-27. PMBUS\_STATUS\_BYTE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15 - 10	Х	X	00h	Don't care
9	CML	R/W	0	<ul> <li>0: No communication Fault</li> <li>1: PMBus communication fault for write with incorrect number of clocks, read before write command, invalid command address, and invalid or unsupported data value; reset this bit by writing 1.</li> </ul>
8	X	X	0h	Don't care
7 - 0	X	X	00h	Not applicable

#### 8.6.10 PMBUS\_VERSION Register (address = 98h) [reset = 2200h]

#### 图 8-16. PMBUS\_VERSION Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		F	MBUS_	/ERSIO	N		Х								
			R-2	22h						X-0	)0h				

#### 表 8-28. PMBUS\_VERSION Register Field Descriptions

Bit	Field	Туре	Reset	Description
15 - 8	PMBUS_VERSION	R	22h	PMBus version
7 - 0	x	Х	00h	Not applicable



## **9** Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 9.1 Application Information

The DACx3701 are buffered, force-sense output, single-channel, DACs that include an NVM and internal reference and are available in a tiny 2-mm × 2-mm package. These DACs are designed for general-purpose applications in a wide range of end equipment. Some of the most common applications for these devices are power-supply margining and control, adaptive voltage scaling (AVS), *set-and-forget* LED biasing in mobile projectors, general-purpose function generation, medical alarm generation, and programmable comparator applications (such as smoke detectors, standalone PWM control loops, and offset and gain trimming in precision circuits).

#### **9.2 Typical Applications**

This section explains the design details of three primary applications of DACx3701: programmable LED biasing, power-supply margining. and medical alarm generation.

#### 9.2.1 Appliance Light Fade-In Fade-Out

Appliances such as toaster ovens, microwave ovens, refrigerators, cloth dryers, and more implement door lights for monitoring the status of the function. These door lights dim and brighten when the door closes and opens, respectively. Appliance manufacturers prefer to provide a smooth-dimming transition for a better user experience. However, a microcontroller is required for such an operation, and implementing a separate microcontroller and associated software is a big overhead. For this reason, only high-end appliances have such features. The DACx3701 provides a simpler way to control the slew of such lights without software. Software. Software of light fade-in fade-out using MOSFET based control and Software. For high-power LEDs, external LED drivers with headroom control are preferred over MOSFET-based LED control.




图 9-1. Appliance Light Fade-In Fade-Out






图 9-2. Fade-In Fade-Out with Switching LED Driver

#### 9.2.1.1 Design Requirements

- Slew time: approximately, 1.5 s
- Bright LED current: 20 mA
- Dim LED current: 10 mA

### 9.2.1.2 Detailed Design Procedure

Choose a small V<sub>SET</sub> so that the power dissipation across R<sub>SET</sub> is minimum. Choose 1 V for the bright condition, which results in an R<sub>SET</sub> of (1 V / 20 mA) = 50  $\Omega$ . Set the DACx3701 output span to 1.8 V. The output buffer of the DAC is connected in a force-sense configuration to the MOSFET, as shown in [8] 9-1. This configuration compensates the gate-source voltage drop caused by temperature, drain current, and ageing of the MOSFET. Considering a typical gate-source voltage of 1.2 V and a power supply headroom of 200 mV, the VDD for the DAC must be a minimum of (1 V + 1.2 V + 200 mV) = 2.4 V. Use a standard 3.3-V or 5-V power supply for the DAC. A bipolar junction transistor (BJT) provides a much smaller base-emitter voltage drop, but a MOSFET has better matching between the drain and source currents. Choose a BJT over the MOSFET in case there is a less than 2.4-V supply voltage available for the DAC. Configure the MARGIN HIGH value to the code equivalent of 1 V; that is (1 V / 1.8 V) × 1024 = 569d or 0x239. The MARGIN LOW value should be the equivalent of the dim LED current that is 10 mA, which corresponds to a DAC voltage of (10 mA × 50  $\Omega$ ) = 500 mV. The code for MARGN LOW is (500 mV / 1.8 V) × 1024 = 284d or 0x11C.

For control without the use of software, map the GPI to margin high-low operation as listed in  $\mathbb{R}$  8-1. The rising edge of the GPI maps to the MARGIN HIGH value of the 20-mA LED current, and the falling edge maps to the MARGIN LOW value of the 10-mA LED current. When the DAC output is in the slewing condition, any change in the GPI state changes the direction of the slew after the ongoing SLEW\_RATE time, as shown in the Application Curves section.

The slew time is given by (MARGIN\_HIGH - MARGIN\_LOW) × CODE\_STEP × SLEW\_RATE. For a 1.5-s slew time, CODE\_STEP × SLEW\_RATE =  $1.5 / (569 - 284) = \sim 5$  ms. Choose the CODE\_STEP as 1 LSB and SLEW\_RATE of 4.9152 ms. This configuration provides a slew time of 1.4 s. Adjust the MARGIN HIGH and MARGIN LOW values for more granular control.



The following pseudocode helps to get started with a light fade-in fade-out application:

//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA> //Write MARGIN-HIGH code (12-bit aligned) for bright LED light //For a 1.8-V output range, the 10-bit hex code for 1 V is 0x0239. //With 12-bit alignment, it becomes 0x08E4 //WRITE DAC\_MARGIN\_HIGH(0x25), 0x08, 0xE4 //Write MARGIN-LOW code (12-bit aligned) for dim LED light //For a 1.8-V output range, the 10-bit hex code for 500 mV is 0x11C. //With 12-bit alignment, it becomes 0x0470 WRITE DAC\_MARGIN\_LOW(0x26), 0x04, 0x70 //Map GPI to margin high-low function WRITE CONFIG2(0xD2), 0x10, 0x00 //Enable GPI WRITE TRIGGER(0xD3), 0x04, 0x08 //Configure internal reference with 1.5x output span, and slew time and power-up the device //CODE\_STEP: 1 LSB, SLEW\_RATE: 4.9152 ms WRITE GENERAL\_CONFIG(0xD1), 0x01, 0x64 //Program the EEPROM WRITE TRIGGER(0xD3), 0x04, 0x18

#### 9.2.1.3 Application Curves




图 9-3. Light Fade-In-Fade-Out With GPI

#### 9.2.2 Power-Supply Margining

A power-supply margining or scaling circuit is used to test and trim the output of a power converter. This example circuit is used to test a system by margining the power supplies, for adaptive voltage scaling, or to program a desired value at the output. Adjustable power supplies, such as LDOs and DC/DC converters provide a feedback or adjust input that is used to set the desired output. A precision voltage-output DAC is the best choice for controlling the power-supply output linearly. 🛐 9-4 shows a control circuit for a switch-mode power supply (SMPS) using the DACx3701. Typical applications of power-supply margining are communications equipment, enterprise servers, test and measurement, and general-purpose power-supply modules.




图 9-4. Power-Supply Margining



#### 9.2.2.1 Design Requirements

- Power-supply nominal output: 3.3 V
- Reference voltage of the converter (V<sub>FB</sub>): 0.6 V
- Margin: ±10% (that is, 2.97 V to 3.63 V)
- DAC output range: 1.8 V
- Nominal current through R<sub>1</sub> and R<sub>2</sub>: 100 μA

#### 9.2.2.2 Detailed Design Procedure

The DACx3701 features a Hi-Z power-down mode that is set by default at power-up, unless the device is programmed otherwise using the NVM. When the DAC output is at Hi-Z, the current through  $R_3$  is zero and the SMPS is set at the nominal output voltage of 3.3 V. To have the same nominal condition when the DAC powers up, bring up the device at the same output as  $V_{FB}$  (that is 0.6 V). This configuration makes sure there is no current through  $R_3$  even at power-up. Calculate  $R_1$  as  $(V_{OUT} - V_{FB}) / 100 \ \mu\text{A} = 27 \ \text{k} \Omega$ .

To achieve ±10% margin-high and margin-low conditions, the DAC must sink or source additional current through  $R_1$ . Calculate the current from the DAC ( $I_{MARGIN}$ ) using 方程式 6 as 12 µA.

$$I_{MARGIN} = \left(\frac{V_{OUT} \times (1 + MARGIN) - V_{FB}}{R_1}\right) - I_{NOMINAL}$$
(6)

where

- I<sub>MARGIN</sub> is the margin current sourced or sinked from the DAC.
- MARGIN is the percentage margin value divided by 100.
- I<sub>NOMINAL</sub> is the nominal current through R<sub>1</sub> and R<sub>2</sub>.

$$\mathsf{R}_{3} = \frac{\left|\mathsf{V}_{\mathsf{DAC}} - \mathsf{V}_{\mathsf{FB}}\right|}{\mathsf{I}_{\mathsf{MARGIN}}}$$

(7)

The DACx3701 have a slew rate feature that is used to toggle between margin high, margin low, and nominal outputs with a defined slew rate. See the  $\ddagger 8.6.2$  for the slew rate setting details.

备注


The MARGIN HIGH register value in DACx3701 results in the MARGIN LOW value at the power supply output. Similarly, the MARGIN LOW register value in DACx3701 results in the MARGIN HIGH value at the power-supply output.



The pseudocode for getting started with a power-supply control application is as follows:

//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA> //Write DAC code (12-bit aligned) for nominal output //For a 1.8-V output range, the 10-bit hex code for 0.6 V is 0x0155. With 12-bit alignment, it becomes 0x0554 WRITE DAC\_DATA(0x21), 0x05, 0x54 //write DAC code (12-bit aligned) for margin-low output at the power supply //For a 1.8-V output range, the 10-bit hex code for 1.164 V is 0x0296. With 12-bit alignment, it becomes 0x0A58 WRITE DAC\_MARGIN\_HIGH(0x25), 0x0A, 0x58 //Write DAC code (12-bit aligned) for margin-high output at the power supply //For a 1.8-V output range, the 10-bit hex code for 36 mV is 0x14. With 12-bit alignment, it becomes 0x50 write dac\_margin\_low(0x26), 0x00, 0x50 //Power-up the device with enable internal reference with 1.5x output span. This will output the nominal voltage (0.6 V) //CODE\_STEP: 2 LSB, SLEW\_RATE: 25.6 µs WRITE GENERAL\_CONFIG(0xD1), 0x12, 0x14 //Trigger margin-low output at the power supply WRITE TRIGGER (0xD3), 0x00, 0x80 //Trigger margin-high output at the power supply WRITE TRIGGER(0xD3), 0x00, 0x40 //write back DAC code (12-bit aligned) for nominal output WRITE DAC\_DATA(0x21), 0x05, 0x54

#### 9.2.2.3 Application Curves





#### 9.2.3 Medical Alarm Generation

All medical devices implementing an alarm system shall comply to IEC60601-1-8 standard for medical alarms, as per IEC60601-1 Ed 3.1. The regulatory tests are done at a system level; therefore, system level acoustics play a major role in compliance. A medical alarm is a common functional block in many medical devices. A portable implementation is needed that can also be customized to fit mechanical and audio or acoustic requirements. The DACx3701-based design is aimed at providing a programmable, standalone, and robust implementation.

There are three types of alarms with different timing requirements: low priority, medium priority, and high priority. Usually, for easy identification, different timings are employed for different equipment. Medical device manufacturers prefer using their signature melodies within the limits of the standard.




图 9-7. Medical Alarm

#### 9.2.3.1 Design Requirements

- · Alarm envelope rise and fall time: 26 ms
- Alarm pulse frequency: 610 Hz

#### 9.2.3.2 Detailed Design Procedure


For the auditory alarm implementation, two DAC53701 devices are required: one device to generate the pulse envelope and the burst, and the second device to generate the pulse frequency, as shown in 8 9-7. The signals coming from both DACs are combined together using amplifier OP1 that has a shutdown pin, for example, the TLV9002S or OPA363. The combined signal is then ac-coupled to an audio amplifier, such as the TPA6211A1, to drive the speaker. The TPA6211A1 is an integrated Class-AB amplifier that can drive up to 3 W of output power with very little distortion. As per medical alarm standard IEC60601-1-8, the pulse frequency must be greater than 150 Hz, and must have at least four harmonic components that are within ±15 dB of each other. As a result of the square-wave pulse frequency and the mixing done by OP1, the speaker output generates multiple harmonics of the fundamental pulse frequency. The DACx3701 provide a range of timing options for the pulse frequency and envelope, and various options to program the pulse frequency and envelope timings. See # 8.4.4 for the alarm configuration options. Calculate the frequency of a square wave or pulse frequency using 57  $\pm$  3. The square-wave function has a limited number of frequencies because this function is programmed by the SLEW\_RATE bit alone. To get a higher number of frequencies, generate a triangular waveform with comparator mode output. Generate the triangular waveform using 方程式 4. Set the DAC output in the comparator mode by fixing the FB pin to the midscale of the DAC using a resistive voltage divider from V<sub>DD</sub>. Select V<sub>DD</sub> as the reference in this case using the GENERAL CONFIG register (see  $\ddagger$  8.6.2).



The following pseudocode helps to get started with a medical alarm application using two DACs:

//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA> //Power-up the first DAC, enable VDD reference
//SLEW\_RATE: 1.6384 ms (Square wave frequency: 610 Hz) WRITE GENERAL\_CONFIG(0xD1), 0xD1, 0x58 //Set MARGIN\_HIGH on the first DAC WRITE DAC\_MARGIN\_HIGH(0x25), 0x0F, 0xFC //Set MARGIN\_LOW on the first DAC WRITE DAC\_MARGIN\_LOW(0x26), 0x00, 0x00 //Trigger square wave generation on the first DAC WRITE TRIGGER(0xD3), 0x01, 0x00 //Power-up the second DAC, enable VDD reference //CODE\_STEP: 8 LSB, SLEW\_RATE: 204.8 µs x 1.75 = 358.4 µs (Envelope rise/fall times for full-scale: ~26 ms) WRITE GENERAL\_CONFIG(0xD1), 0x1A, 0xE8 //OPTION-1: Configure the second DAC for low-priority alarm with minimum time settings and trigger WRITE CONFIG2(0xp2), 0x01, 0x00 //OPTION-2: Configure the second DAC for medium-priority alarm with minimum time settings and trigger WRITE CONFIG2(0xD2), 0x02, 0x00 //OPTION-3: Configure the second DAC for high-priority alarm with minimum time settings and trigger WRITE CONFIG2(0xDŽ), 0x04, 0x00 //Set MARGIN\_HIGH on the second DAC WRITE DAC\_MARGIN\_HIGH(0x25), 0x0F, 0xFC //Set MARGIN\_LOW on the second DAC WRITE DAC\_MARGIN\_LOW(0x26), 0x00, 0x00

#### 9.2.3.3 Application Curves





### **10 Power Supply Recommendations**

The DACx3701 family of devices does not require specific supply sequencing. These devices require a single power supply,  $V_{DD}$ . Use a 0.1-µF decoupling capacitor for the  $V_{DD}$  pin. Use a bypass capacitor with a value approximately 1.5 µF for the CAP pin.


### 11 Layout

#### **11.1 Layout Guidelines**

The DACx3701 pin configuration separates the analog, digital, and power pins for an optimized layout. For signal integrity, separate the digital and analog traces, and place decoupling capacitors close to the device pins.

#### **11.2 Layout Example**

图 11-1 shows an example layout drawing with decoupling capacitors and pullup resistors.



(Note: Ground and power planes omitted for clarity)





### 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

Texas, Instruments DAC53701EVM user's guide

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

PMBus<sup>™</sup> is a trademark of SMIF, Inc. TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
DAC43701DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4371	Samples
DAC43701DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4371	Samples
DAC53701DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	5371	Samples
DAC53701DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	5371	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

# PACKAGE OPTION ADDENDUM

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC43701, DAC53701 :

Automotive : DAC43701-Q1, DAC53701-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DSG0008A

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DSG0008A

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司