


www.ti.com SCAS867-DECEMBER 2008

3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER

FEATURES

- Qualified for Automotive Applications
- Phase-Locked Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
- Spread-Spectrum Clock Compatible
- Operating Frequency: 24 MHz to 200 MHz
- Low Jitter (Cycle-to-Cycle): <150 ps Over the Range 66 MHz to 200 MHz
- Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay)
- Three-States Outputs When There Is No Input Clock
- Operates From Single 3.3-V Supply
- Available in 8-Pin SOIC Package

- Consumes Less Than 100 μA (Typically) in Power Down Mode
- Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
- 25-Ω On-Chip Series Damping Resistors
- Integrated RC PLL Loop Filter Eliminates the Need for External Components



DESCRIPTION

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0–3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505 operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes in power-down mode when no input signal is applied to CLKIN.

Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

The CDCVF2505 is characterized for operation from -40°C to 85°C.

ORDERING INFORMATION(1)

| T _A | PACKAGE ⁽²⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------|-----------------------|------------------|
| –40°C to 85°C | SOIC - D | Reel of 2500 | CDCVF2505IDRQ1 | CKV05Q |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

| INPUT | OUTPUTS | | | | | | |
|------------------------|---------|--------|--|--|--|--|--|
| CLKIN | 1Y[0-3] | CLKOUT | | | | | |
| L | L | L | | | | | |
| Н | Н | Н | | | | | |
| <10 MHz ⁽¹⁾ | Z | Z | | | | | |

(1) Below 2 MHz (typical) the device goes into power-down mode, during which the PLL is turned off and the outputs enter into Hi-Z mode. If a >10-MHz signal is applied at CLKIN, the PLL turns on, reacquires lock, and stabilizes after approximately 100 μs. The outputs are then enabled.

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

| NAME | NO. | I/O | DESCRIPTION |
|----------------------|-----|-------|--|
| 1Y0 | 3 | | |
| 1Y1 | 2 | 0 | Clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated 25-Ω series |
| 1Y2 | 5 | | damping resistor. |
| 1Y3 | 7 | | |
| CLKIN | 1 | I | Clock input. CLKIN provides the clock signal to be distributed by the CDCVF2505 clock driver. CLKIN is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid signal is applied, a stabilization time (100 µs) is required for the PLL to phase lock the feedback signal to CLKIN. |
| CLKOUT | 8 | 0 | Feedback output. CLKOUT completes the internal feedback loop of the PLL. This connection is made inside the chip and an external feedback loop should NOT be connected. CLKOUT can be loaded with a capacitor to achieve zero delay between CLKIN and the Y outputs. |
| GND | 4 | Power | Ground |
| V _{DD} 3.3V | 6 | Power | 3.3-V supply |

www.ti.com SCAS867-DECEMBER 2008

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| V_{DD} | Supply voltage range | –0.5 V to 4.3 V | |
|------------------|--|------------------------------------|----------|
| VI | Input voltage range (2)(3) | –0.5 V to V _{DD} + 0.5 V | |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | -0.5 V to V _{DD} + 0.5 V | |
| I _{IK} | Input clamp current | $V_I < 0 \text{ or } V_I > V_{DD}$ | ±50 mA |
| I _{OK} | Output clamp current | $V_O < 0$ or $V_O > V_{DD}$ | ±50 mA |
| Io | Continuous total output current | $V_O = 0$ to V_{DD} | ±50 mA |
| θ_{JA} | Package thermal impedance (4) | · | 97.1°C/W |
| T _{stg} | Storage temperature range | −65°C to 150°C | |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE INFORMATION

| | ESD MODEL | LIMIT |
|-----|----------------------|--------|
| HBM | Human-Body Model | 2000 V |
| MM | Machine Model | 300 V |
| CDM | Charged-Device Model | 1000 V |

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|---------------------|-----|-----------------------|------|
| V_{DD} | Supply voltage | 3 | 3.3 | 3.6 | V |
| V_{IH} | High-level input voltage | $0.7 \times V_{DD}$ | | | V |
| V_{IL} | Low-level input voltage | | | 0.3 × V _{DD} | V |
| VI | Input voltage | 0 | | V_{DD} | V |
| I _{OH} | High-level output current | | | -12 | mA |
| I_{OL} | Low-level output current | | | 12 | mA |
| T_A | Operating free-air temperature | -40 | | 85 | °C |

TIMING REQUIREMENTS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|------------------|-----------------------------------|---------------------------------|-----|-----|-----|------|
| f _{clk} | Clock frequency | | 24 | | 200 | MHz |
| | Input clock duty cycle | 24 MHz to 85 MHz ⁽¹⁾ | 30 | | 85 | % |
| | input clock duty cycle | 86 MHz to 200 MHz | 40 | 50 | 60 | % |
| | Stabilization time ⁽²⁾ | | | | 100 | μs |

⁽¹⁾ Specified by design.

Copyright © 2008, Texas Instruments Incorporated

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This value is limited to 4.3 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



ELECTRICAL CHARACTERISTICS

SCAS867-DECEMBER 2008

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | V _{DD} | MIN TYP(1) | MAX | UNIT | |
|-----------------|--------------------------------|---|--------------------------------|-----------------|-----------------------|------|------|--|
| V_{IK} | Input voltage | | I _I = -18 mA | 3 V | | -1.2 | V | |
| | | | $I_{OH} = -100 \mu A$ | MIN to MAX | V _{DD} – 0.2 | | | |
| V_{OH} | High-level output voltage | High-level output voltage | | 3 V | 2.1 | | V | |
| | | | $I_{OH} = -6 \text{ mA}$ | 3 V | 2.4 | | | |
| | | | I _{OL} = 100 μA | MIN to MAX | | 0.2 | | |
| V_{OL} | Low-level output voltage | | I _{OL} = 12 mA | 3 V | | 0.8 | V | |
| | | | I _{OL} = 6 mA | 3 V | | 0.55 | | |
| | I liab laval avitavit avisavit | | V _O = 1 V | 3 V | -27 | | ^ | |
| I _{OH} | High-level output current | | V _O = 1.65 V | 3.3 V | -36 | | mA | |
| | I am laval antent ament | | V _O = 2 V | 3 V | 27 | | ^ | |
| I _{OL} | Low-level output current | | V _O = 1.65 V | 3.3 V | 40 | | mA | |
| I | Input current | | $V_I = 0 \text{ V or } V_{DD}$ | | | ±5 | μΑ | |
| Ci | Input capacitance | | $V_I = 0 \text{ V or } V_{DD}$ | 3.3 V | 4.2 | | pF | |
| _ | Output conscitons: | Yn | \\ \ 0\\\ or\\ | 221/ | 2.8 | | ~F | |
| C _o | Output capacitance | acitance $V_I = 0 \text{ V or } V_{DD}$ | | 3.3 V | 5.2 | | pF | |

⁽¹⁾ All typical values are at nominal V_{DD} and $T_A = 25$ °C.

SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF, V_{DD} = 3.3 V \pm 0.3 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|------------------------|--|--|------|--------------------|-----|------|
| t _{pd} | Propagation delay, normalized (see Figure 1) | CLKIN to Yn, f = 66 MHz to 200 MHz | -150 | | 150 | ps |
| t _{sk(o)} | Output skew ⁽³⁾ | Yn to Yn | | | 150 | ps |
| | litter (quale to quale) (age Figure F) | f = 66 MHz to 200 MHz | | 70 | 150 | no |
| t _{c(jit_cc)} | Jitter (cycle to cycle) (see Figure 5) | f = 24 MHz to 50 MHz | | 200 | 400 | ps |
| odc | Output duty cycle (see Figure 4) | f = 24 MHz to 200 MHz at 50% V _{DD} | 45 | | 55 | % |
| t _r | Rise time | V _O = 0.4 V to 2 V | 0.5 | | 2 | ns |
| t _f | Fall time | V _O = 2 V to 0.4 V | 0.5 | | 2 | ns |

Not production tested

Submit Documentation Feedback

 ⁽²⁾ All typical values are at nominal V_{DD} and T_A = 25°C.
 (3) The t_{sk(o)} specification is only valid for equal loading of all outputs.






www.ti.com SCAS867-DECEMBER 2008

TYPICAL CHARACTERISTICS

t_{PD}, PROPAGATION DELAY TIME

DELTA LOAD (TYPICAL VALUES at 3.3 V, 25°C) **CLOCK FREQUENCY, f = 100 MHz** 1400 $Y_n = 25 pF$ $Y_n = 3 pF$ 1050 CLKOUT = Yn = tpd- Propagation Delay Time - ps **25 pF || 500** Ω 700 3 pF || 500 Ω 350 CLKOUT 3 pF to 25 pF 0 -13 -350 **CLKOUT** -700 3 pF to 25 pF -1050 -1400 -30 -20 -10 0 10 20 30

t_{pd,} PROPAGATION DELAY TIME vs FREQUENCY (TYPICAL VALUES at 3.3 V, 25°C)



NOTE: Delta Load = CLKOUT Load - Yn Load

Figure 1.

t_{pd}, TYPICAL PROPAGATION DELAY TIME

vs

Delta Load - pF






Figure 2.
DUTY CYCLE


VS





TYPICAL CHARACTERISTICS (continued)







www.ti.com SCAS867-DECEMBER 2008

PARAMETER MEASUREMENT INFORMATION




Figure 7. Test Load Circuit




Figure 8. Voltage Threshold for Measurements, Propagation Delay (tpd)




Figure 9. Output Skew




Figure 10. Cycle-to-Cycle Jitter

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| CDCVF2505IDRQ1 | NRND | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CKV05Q |
| CDCVF2505IDRQ1.A | NRND | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CKV05Q |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCVF2505-Q1:

Catalog: CDCVF2505

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

NOTE: Qualified Version Definitions:


 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CDCVF2505IDRQ1 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CDCVF2505IDRQ1 | SOIC | D | 8 | 2500 | 350.0 | 350.0 | 43.0 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025