









CD74AC14 ZHCSS43D - NOVEMBER 1998 - REVISED AUGUST 2024

CD74AC14 六路施密特触发反相器

1 特性

- 工作电压范围为 1.5V 至 5.5V, 并在电源电压的 30% 时具有平衡的抗噪性能
- 双极 F、AS 和 S 的速度,同时功耗显著降低
- 具有比标准反相器更高的噪声抗扰度
- 工作时的压摆率比标准的输入上升和下降速率慢很
- 平衡传播延迟
- ±24mA 输出驱动电流 扇出至 15 个 F 器件
- 防 SCR 闩锁 CMOS 工艺和电路设计

2 说明

CD74AC14包含六个独立的逆变器。

封装信息

器件型号	封装 1	封装尺寸2	本体尺寸3
CD74AC14	D (SOIC , 14)	8.65mm × 6mm	8.65mm × 3.9mm
CD74AC14	N (PDIP , 14)	19.3mm × 9.4mm	19.3mm × 6.35mm

- 1. 有关更多信息,请参阅节 10。
- 2. 封装尺寸(长×宽)为标称值,并包括引脚(如适 用)。
- 3. 本体尺寸(长×宽)为标称值,不包括引脚。





Table of Contents

1 特性 1	6.3 Device Functional Modes	7
2 说明 1	7 Application and Implementation	8
3 Pin Configuration and Functions3	7.1 Power Supply Recommendations	8
4 Specifications4	7.2 Layout	8
4.1 Absolute Maximum Ratings4	8 Device and Documentation Support	9
4.2 Recommended Operating Conditions4	8.1 Documentation Support (Analog)	9
4.3 Thermal Information4	8.2 接收文档更新通知	9
4.4 Electrical Characteristics5	8.3 支持资源	9
4.5 Switching Characteristics5	8.4 Trademarks	
4.6 Operating Characteristics5	8.5 静电放电警告	9
5 Parameter Measurement Information6	8.6 术语表	
6 Detailed Description7	9 Revision History	
6.1 Overview7	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram7	Information	10



3 Pin Configuration and Functions




图 3-1. N or D Package, 14-Pin PDIP or SOIC Top View

表 3-1. Pin Functions

	PIN		DESCRIPTION
NAME	NO.	- I/O	DESCRIPTION
1A	1	Input	Channel 1, Input A
1Y	2	Output	Channel 1, Output Y
2A	3	Input	Channel 2, Input A
2Y	4	Output	Channel 2, Output Y
3A	5	Input	Channel 3, Input A
3Y	6	Output	Channel 3, Output Y
GND	7	_	Ground
4Y	8	Output	Channel 4, Output Y
4A	9	Input	Channel 4, Input A
5Y	10	Output	Channel 5, Output Y
5A	11	Input	Channel 5, Input A
6Y	12	Output	Channel 6, Output Y
6A	13	Input	Channel 6, Input A
V _{CC}	14	_	Positive Supply

Product Folder Links: CD74AC14



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6	V
I _{IK}	Input clamp current	$(V_1 < 0 \text{ or } V_1 > V_{CC})^{-1}$		±20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})^{-1}$		±50	mA
	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V		±100	mA	
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			T _A = 2	T _A = 25°C - 55°C to 125°C			- 40°C to	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	ONIT
V _{CC}	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
VI	Input voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V	
Vo	Output voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V	
I _{OH}	High-level output current	V _{CC} = 4.5 V to 5.5 V		- 24		- 24		- 24	mA
I _{OL}	Low-level output current	V _{CC} = 4.5 V to 5.5 V		24		24		24	mA

4.3 Thermal Information

	CD74		
THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	UNIT
	14 PINS	14 PINS	
R _{θ JA} Junction-to-ambient thermal resistance	80	89.9	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: CD74AC14

4.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{cc}	TA = 2	25°C	– 55°C to	125°C	- 40°C to	85°C	UNIT
PARAMETER	IES	TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNII
V _{T+} Positive-going threshold			5 V	2.6	3.4	2.6	3.4	2.6	3.4	V
V _T - Negative-going threshold			5 V	1.6	2.4	1.6	2.4	1.6	2.4	V
Δ VT Hysteresis (V _{T+} - V _{T-})			5 V	0.5		0.5		0.5		V
			1.5 V	1.4		1.4		1.4		
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
V_{OH}	$V_I = V_{T+}$	I _{OH} = -4 mA	3 V	2.58		2.4		2.48		V
		I _{OH} = −24 mA	4.5 V	3.94		3.7		3.8		
		I _{OH} = -50 mA ¹	5.5 V			3.85				
		I _{OH} = -75 mA ¹	5.5 V					2.9 4.4 2.48 3.8 3.85 1 0.1 1 0.1 1 0.1		
			1.5 V		0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
V_{OL}	$V_I = V_{T-}$	I _{OL} = 12 mA	3 V		0.36		0.5		0.44	V
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	
		I _{OL} = 50 mA ¹	5.5 V				1.65			
		I _{OL} = 75 mA ¹	5.5 V							
I _I	$V_I = V_{CC}$ or GN	ND .	5.5 V		± 0.1		± 0.1		± 0.1	μA
I _{cc}	$V_I = V_{CC}$ or GN	ND I _O = 0	5.5 V		4		80		40	μA
C _i					10		10		10	pF

1. Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum $50-\Omega$ transmission-line drive capability at 85° C and $75-\Omega$ transmission-line drive capability at 125° C.

4.5 Switching Characteristics

over operating free-air temperature range V_{CC} = 5 V ± 0.5 V, C_I = 50 pF (unless otherwise noted)

	1 3 00				,		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	– 55°C TO	125°C	- 40°C TO	85°C	UNIT
	FROM (MPOT)	10 (0011 01)	MIN	MAX	MIN	MAX	Oitii
t _{PLH}	۸	V	2.6	10.5	2.7	9.5	ns
t _{PHL}	^	ľ	2.6	10.5	2.7	9.5	115

4.6 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

PARAMETER	TYP	UNIT
C _{pd} Power dissipation capacitance	45	pF

Product Folder Links: CD74AC14


Copyright © 2024 Texas Instruments Incorporated


提交文档反馈


5





5 Parameter Measurement Information













VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_Γ = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. tplH and tpHL are the same as tpd.
- G. tpzL and tpzH are the same as ten.
- H. tpLz and tpHz are the same as tdis.

图 5-1.

6 Detailed Description

6.1 Overview

The CD74AC14 device performs the Boolean function $Y = \overline{A}$. Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive-going (V_T+) and negative-going (V_T-) signals.

6.2 Functional Block Diagram



图 6-1. Logic Diagram, Each Inverter (Positive Logic)

6.3 Device Functional Modes

表 6-1. Function Table (Each Inverter)

INPUT	OUTPUT
A	Y
Н	L
L	Н

Product Folder Links: CD74AC14

提交文档反馈

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the # 4.2 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in \dagger 7.2.2 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

7.2.2 Layout Example




图 7-1. Layout Diagram

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: CD74AC14

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
CD74AC14	Click here	Click here	Click here	Click here	Click here	

8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

Changes from Revision B (March 2004) to Revision C (May 2023)

Page

• 添加了*封装信息* 表、*引脚功能* 表和*热性能信息* 表.......1

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

9



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74AC14E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC14E
CD74AC14E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC14E
CD74AC14EE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC14E
CD74AC14M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	AC14M
CD74AC14M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC14M
CD74AC14M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC14M
CD74AC14M961G4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC14M
CD74AC14M961G4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC14M

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Dec-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC14M96	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
CD74AC14M961G4	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 14-Dec-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC14M96	SOIC	D	14	2500	340.5	336.1	32.0
CD74AC14M961G4	SOIC	D	14	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Dec-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74AC14E	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC14E	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC14E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC14E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC14EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC14EE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月