





CC1354R10

ZHCSSJ4B - DECEMBER 2022 - REVISED APRIL 2024

CC1354R10 SimpleLink™ 高性能多频带无线 MCU

1 特性

无线微控制器

TEXAS

INSTRUMENTS

- 采用 TrustZone[®] 技术且功能强大的 48MHz Arm[®] Cortex[®]-M33 处理器
- FPU 和 DSP 扩展
- 1024kB 闪存程序存储器
- 8kB 高速缓存 SRAM
- 具有奇偶校验功能的 256kB 超低泄漏 SRAM,可实 现高度可靠运行
 - 如果禁用奇偶校验,有额外的 32kB SRAM
- 双频带 Sub-1GHz 和 2.4GHz 运行模式
- 动态多协议管理器 (DMM) 驱动程序
- 可编程无线电包括对 2-(G)FSK、4-(G)FSK、 MSK、OOK、IEEE 802.15.4 PHY 和 MAC 的支持
- 支持无线 (OTA) 更新

超低功耗传感器控制器

- 具有 4kB SRAM 的自主 MCU
- 采样、存储和处理传感器数据
- 快速唤醒进入低功耗运行
- 软件定义外设;电容式触控、流量计、LCD

低功耗

- MCU 功耗:
 - 3.4mA 工作模式, CoreMark[®]
 - 71 µ A/MHz (运行 CoreMark[®] 时)
 - 0.98 µ A 待机模式, RTC, 256kB SRAM
 - 0.17 µ A 关断模式,引脚唤醒
- 超低功耗传感器控制器功耗
 - 2MHz 模式下为 32 µ A
 - 24MHz 模式下为 849 µ A
- 无线电功耗:
 - 在 868MHz 下为 5.8mA RX
 - 在 2.4GHz 下为 6.9mA RX
 - 在 868MHz、+14dBm 下为 25.8mA TX
 - 在 2.4GHz、0dBm 下为 7.1mA TX

无线协议支持

- Thread、Zigbee®、Matter
- 低功耗 Bluetooth® 5.3
- Wi-SUN®
- mioty®
- Amazon Sidewalk
- 无线 M-Bus
- SimpleLink[™] TI 15.4-Stack (Sub-1GHz)
- 6LoWPAN
- 专有系统

高性能无线电

- 在 2.5kbps 远距离模式下为 -121dBm
- 在 50kbps、802.15.4、868MHz 下为 -110dBm
- 在低功耗 Bluetooth® 125kbps 下为 -104dBm
- 在 IEEE 802.15.4-2006 2.4GHz OQPSK (相干调 制解调器)下为-105dBm

法规遵从性

- 适用于符合以下标准的系统:
 - ETSI EN 300 220 接收器类别 1.5 和 2、EN 300 328、EN 303 131、EN 303 204、EN 300 440 类别2和3
 - FCC CFR47 第 15 部分
 - ARIB STD-T66、STD-T67 和 STD-T108

MCU 外设

- 数字外设大多可连接至任何 GPIO
- 四个 32 位或八个 16 位通用计时器
- 12 位 SAR ADC, 200ksps, 8 通道
- 8 位 DAC
- 两个比较器
- 可编程电流源
- 四个 UART、四个 SPI、两个 I²C、一个 I²S
- 实时时钟 (RTC)
- 集成温度和电池监控器

信息安全机制

- 支持安全启动
- 支持安全密钥存储和器件 ID
- Arm[®] TrustZone[®] 打造可信执行环境
- AES 128 位和 256 位加密加速计
- 公钥加速器
- SHA2 加速器 (包括至 SHA-512 的全套装)
- 真随机数发生器 (TRNG)
- 安全调试锁
- 软件防回滚保护

开发工具和软件

- LP-EM-CC1354P10-1,在868MHz或915MHz下 提供双频段 +20dBm 输出功率
- LP-EM-CC1354P10-6,在2.4GHz下提供双频段 +10dBm 输出功率
- LP-XDS110、LP-XDS110ET 或 TMDSEMU110-U (含 TMDSEMU110-ETH 附加模块) 调试探针
- SimpleLink[™] LOWPOWER F2 软件开发套件 (SDK)
- 用于简单无线电配置的 SmartRF[™] Studio



CC1354R10

ZHCSSJ4B - DECEMBER 2022 - REVISED APRIL 2024

- 用于构建低功耗检测应用的 Sensor Controller Studio
- SysConfig 系统配置工具

工作温度范围

- 片上降压直流/直流转换器
- 1.8V 至 3.8V 单电源电压
- -40°C 至 +105°C

封装

- 7mm × 7mm RGZ VQFN48(28 个 GPIO)
- 8mm × 8mm RSK VQFN64(42 个 GPIO)
- 符合 RoHS 标准的封装

2 应用

- 315MHz、433MHz、470MHz 至 510MHz、 868MHz、902MHz 至 928MHz 和 2400MHz 至 2480MHz ISM 和 SRD 系统,¹ 接收带宽低至 4kHz
- 楼宇自动化
 - 楼宇安防系统一运动检测器、电子智能锁、门 窗传感器、车库门系统、网关



- HVAC 一 恒温器、无线环境传感器、HVAC 系 统控制器、网关
- 防火安全系统 烟雾和热量探测器、火警控制 面板 (FACP)
- 视频监控 IP 网络摄像头
- 升降机和自动扶梯 升降机和自动扶梯的电梯 主控板
- 电网基础设施
 - 智能仪表 水表、燃气表、电表和热量分配表
 - 电网通信 无线通信和远距离传感器应用
 - 其他替代能源 能量收集
- 工业运输 资产跟踪
- 工厂自动化和控制
- 医疗
- 通信设备
 - 有线网络 无线 LAN 或 Wi-Fi 接入点、边缘路 由器
- 个人电子产品
 - 家庭影院和娱乐 智能扬声器、智能显示器、 机顶盒
 - 可穿戴设备(非医用)一智能追踪器、智能服装。

3 说明

SimpleLink[™] CC1354R10 器件是一款多协议、多频带 Sub-1GHz 和 2.4GHz 无线微控制器 (MCU),支持 Thread、Zigbee、低功耗 *Bluetooth* 5.3、IEEE 802.15.4g、支持 IPv6 的智能对象 (6LoWPAN)、mioty、Wi-SUN、Amazon Sidewalk、专有系统(包括 Sub-1GHz 和 2.4GHz 的 TI 15.4-Stack)和通过动态多协议管理器 (DMM) 驱动程序实现的并发多协议。该器件针对低功耗无线通信进行了优化,具有先进的安全特性和片上无线 (OAD)更新功能。它在楼宇安防系统、HVAC、智能仪表、医疗、有线网络、便携式电子产品、家庭影院和娱乐以 及联网外设市场中可实现远距离可靠通信。该器件的突出特性包括:

- 支持基于 Arm[®] TrustZone[®] 的安全密钥存储、器件 ID 和可信功能。
- 多频带器件,通过 DMM 驱动程序支持面向 Sub-1GHz 和 2.4GHz 的并发多协议。
- SimpleLink LOWPOWER F2 软件开发套件 (SDK) 提供非常灵活的协议栈支持。
- 具有 0.98 µA 的低待机电流 (完全 SRAM 保持),从而延长无线应用的电池寿命。
- 支持工业温度,在85℃下最低待机电流为5µA。
- 通过可编程、自主式超低功耗传感器控制器 CPU 实现高级感应,具有快速唤醒功能。例如,传感器控制器能够在系统电流为 1µA 时进行 1Hz ADC 采样。
- 低软错误率 (SER) 时基故障 (FIT) 可延长运行寿命,不会对工业市场造成干扰, SRAM 奇偶校验功能始终开 启,可防止潜在辐射事件导致的损坏。
- 由软件控制的专用无线电控制器 (Arm[®] Cortex[®]-M0) 提供灵活的低功耗射频收发器功能,支持多个物理层和射频标准。
- 出色的无线电灵敏度 (-121dBm) 和稳健性 (选择性与阻断)性能,适用于 SimpleLink™ 远距离模式。

CC1354R10 器件是 SimpleLink[™] MCU 平台的一部分,该平台包括 Wi-Fi[®]、低功耗蓝牙[®]、Thread、Zigbee[®]、 Sub-1GHz MCU 和主机 MCU,它们共用一个通用、易于使用的开发环境,其中包含单核软件开发套件 (SDK) 和 丰富的工具集。借助一次性集成的 SimpleLink[™] 平台,用户可以将产品组合中器件的任何组合添加至自有设计 中,从而在设计要求变更时实现代码的完全重复使用。更多详细信息,请参阅 SimpleLink MCU 平台。

¹ 请参阅*射频内核*, 了解有关支持的协议标准、模块格式和数据速率的其他详细信息。




除了软件兼容之外,在多频段无线 MCU 中,7mm × 7mm QFN 封装的 352kB 闪存到最高 1MB 闪存都是引脚对 引脚兼容的,以更大限度提高设计的可扩展性。更多有关 TI 的 Sub-1GHz 器件的信息,请参阅 www.ti.com/ sub1ghz。

器件信息								
器件型号	封装 ⁽¹⁾	封装尺寸						
CC1354R106T0RGZ	VQFN (48)	7.00mm × 7.00mm						
CC1354R106T0RSK	VQFN (64)	8.00mm × 8.00mm						

(1) 如需更多信息,请参阅*机械、封装和可订购信息* 附录。

4 功能方框图



CC1354R10 方框图



Table of Contents

1	特性1
2	应用2
3	说明2
4	功能方框图3
5	Device Comparison5
6	Pin Configuration and Functions
	6.1 Pin Diagram—RGZ Package (Top View)6
	6.2 Signal Descriptions—RGZ Package7
	6.3 Connections for Unused Pins and Modules—
	RGZ Package8
	6.4 Pin Diagram—RSK Package (Top View)9
	6.5 Signal Descriptions—RSK Package10
	6.6 Connection of Unused Pins and Module—RSK
_	Package
7	Specifications
	7.1 Absolute Maximum Ratings
	7.2 ESD Ratings
	7.4 Power Supply and Modules
	7.5 Power Consumption—Power Modes
	7.6 Power Consumption—Radio Modes15
	7.7 Nonvolatile (Flash) Memory Characteristics
	7.8 Thermal Resistance Characteristics
	7.9 RF Frequency Bands16
	7.10 861MHz to 1054MHz—Receive (RX) 16
	7.11 861MHz to 1054MHz—Transmit (TX)23
	7.12 861MHz to 1054MHz - PLL Phase Noise
	Wideband Mode
	7.13 861MHz to 1054MHz - PLL Phase Noise
	Narrowband Mode
	7.14 Bluetooth Low Energy—Receive (RX)
	7.15 Bluetooth Low Energy—Transmit (TX)
	2.4GHz (OQPSK DSSS1:8, 250kbps) - RX
	2. 1012 (001 01 00001.0, 2000000) - 100

7.17 Zigbee and Thread - IEEE 802.15.4-2006
2.4GHz (OQPSK DSSS1:8, 250kbps) - TX
7.18 Timing and Switching Characteristics
7.19 Peripheral Characteristics
7.20 Typical Characteristics44
8 Detailed Description55
8.1 Overview55
8.2 System CPU 55
8.3 Radio (RF Core)56
8.4 Memory59
8.5 Sensor Controller59
8.6 Cryptography60
8.7 Timers61
8.8 Serial Peripherals and I/O63
8.9 Battery and Temperature Monitor
8.10 µDMA63
8.11 Debug63
8.12 Power Management64
8.13 Clock Systems65
8.14 Network Processor65
9 Application, Implementation, and Layout
9.1 Reference Designs66
9.2 Junction Temperature Calculation67
10 Device and Documentation Support68
10.1 Tools and Software68
10.2 Documentation Support70
10.3 支持资源71
10.4 Trademarks71
10.5 静电放电警告71
10.6 术语表71
11 Revision History72
12 Mechanical, Packaging, and Orderable
Information73
12.1 Packaging Information73



5 Device Comparison

				F	RADIO	SUP	PORT	Г								PA	CKA	GE S	IZE	
Device	Sub-1GHz Prop.	2.4GHz Prop.	Wireless M-Bus	mioty	Wi-SUN®	Sidewalk	Bluetooth® LE	Zigbee	Thread	Multiprotocol	+20dBm PA	FLASH (kB)	RAM + Cache (kB)	GPIO	4 × 4 mm VQFN (24)	4 × 4 mm VQFN (32)	5 × 5 mm VQFN (32)	5 × 5 mm VQFN (40)	7 × 7 mm VQFN (48)	8 × 8 mm VQFN (64)
CC1310	\checkmark		\checkmark	\checkmark								32-128	16-20 + 8	10-30		\checkmark	\checkmark		\checkmark	
CC1311R3	\checkmark		\checkmark	\checkmark								352	32 + 8	22-30				\checkmark	\checkmark	
CC1311P3	\checkmark		\checkmark	\checkmark							\checkmark	352	32 + 8	26					\checkmark	
CC1312R	\checkmark		\checkmark	\checkmark	\checkmark							352	80 + 8	30					\checkmark	
CC1312R7	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark				\checkmark		704	144 + 8	30					\checkmark	
CC1314R10	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark				\checkmark		1024	256 + 8	30-46					\checkmark	\checkmark
CC1352R	\checkmark	~	~	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	~		352	80 + 8	28					\checkmark	
CC1354R10	\checkmark	~	~	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	~		1024	256 + 8	28-42					\checkmark	\checkmark
CC1352P	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	352	80 + 8	26					\checkmark	
CC1352P7	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	~	\checkmark	704	144 + 8	26					\checkmark	
CC1354P10	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	~	\checkmark	1024	256 + 8	26-42					\checkmark	\checkmark
CC2340R2 ⁽¹⁾		\checkmark					\checkmark	\checkmark				256	28	12	\checkmark					
CC2340R5 ⁽²⁾		~					~	\checkmark	\checkmark			512	36	12-26	\checkmark			\checkmark		
CC2340R5-Q1							\checkmark					512	36	19			\checkmark			
CC2640R2F							\checkmark					128	20 + 8	10-31		\checkmark	\checkmark		\checkmark	
CC2642R							\checkmark					352	80 + 8	31					\checkmark	
CC2642R-Q1							\checkmark					352	80 + 8	31					\checkmark	
CC2651R3		\checkmark					\checkmark	\checkmark				352	32 + 8	23-31				\checkmark	\checkmark	
CC2651P3		\checkmark					\checkmark	\checkmark			\checkmark	352	32 + 8	22-26				\checkmark	\checkmark	
CC2652R		\checkmark					\checkmark	\checkmark	\checkmark	~		352	80 + 8	31					\checkmark	
CC2652RB		\checkmark					\checkmark	\checkmark	\checkmark	\checkmark		352	80 + 8	31					\checkmark	
CC2652R7		~					~	\checkmark	~	~		704	144 + 8	31					\checkmark	
CC2652P		\checkmark					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	352	80 + 8	26					\checkmark	
CC2652P7		\checkmark					~	\checkmark	~	\checkmark	~	704	144 + 8	26					\checkmark	
CC2674R10		\checkmark					\checkmark	\checkmark	\checkmark	~		1024	256 + 8	31-45					\checkmark	\checkmark
CC2674P10		\checkmark					\checkmark	\checkmark	\checkmark	~	\checkmark	1024	256 + 8	26-45					\checkmark	\checkmark

(1) Zigbee and Proprietary RF support enabled by a future software update
 (2) Zigbee and Thread support enabled by a future software update



6 Pin Configuration and Functions

6.1 Pin Diagram—RGZ Package (Top View)




图 6-1. RGZ (7mm × 7mm) Pinout, 0.5mm Pitch (Top View)

The following I/O pins marked in 🛛 6-1 in **bold** have high-drive capabilities:

- Pin 10, DIO_5
- Pin 11, DIO_6
- Pin 12, DIO_7
- Pin 24, JTAG TMSC
- Pin 26, DIO_16
- Pin 27, DIO_17

The following I/O pins marked in **8 6-1** in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO_24
- Pin 38, DIO_25
- Pin 39, DIO_26
- Pin 40, DIO_27
- Pin 41, DIO 28
- Pin 42, DIO_29
- Pin 43, DIO_30



6.2 Signal Descriptions—RGZ Package

PIN				
NAME	NO.	I/O	TYPE	DESCRIPTION
DCDC_SW	33	—	Power	Output from internal DC/DC converter ⁽¹⁾
DCOUPL	23	—	Power	For decoupling of internal 1.27V regulated digital-supply ⁽²⁾
DIO_3	8	I/O	Digital	GPIO
DIO_4	9	I/O	Digital	GPIO
DIO_5	10	I/O	Digital	GPIO, high-drive capability
DIO_6	11	I/O	Digital	GPIO, high-drive capability
DIO_7	12	I/O	Digital	GPIO, high-drive capability
DIO_8	14	I/O	Digital	GPIO
DIO_9	15	I/O	Digital	GPIO
DIO_10	16	I/O	Digital	GPIO
DIO_11	17	I/O	Digital	GPIO
DIO_12	18	I/O	Digital	GPIO
DIO_13	19	I/O	Digital	GPIO
DIO_14	20	I/O	Digital	GPIO
DIO_15	21	I/O	Digital	GPIO
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	I/O	Digital	GPIO
DIO_19	29	I/O	Digital	GPIO
DIO_20	30	I/O	Digital	GPIO
DIO_21	31	I/O	Digital	GPIO
DIO_22	32	I/O	Digital	GPIO
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability
EGP	_	_	GND	Ground—exposed ground pad ⁽³⁾
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	25	I	Digital	JTAG TCKC
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor
 RF_P_SUB_1GHZ	3	_	RF	Positive Sub-1GHz RF input signal to LNA during RX Positive Sub-1GHz RF output signal from PA during TX
RF_N_SUB_1GHZ	4	_	RF	Negative Sub-1GHz RF input signal to LNA during RX Negative Sub-1GHz RF output signal from PA during TX
RX_TX	5	_	RF	Optional bias pin for the RF LNA
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (4) (6)
VDDR_RF	48	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal $LDO^{(2)}$ ⁽⁵⁾ ⁽⁶⁾

表 6-1. Signal Descriptions—RGZ Package

Copyright © 2024 Texas Instruments Incorporated

CC1354R10 ZHCSSJ4B - DECEMBER 2022 - REVISED APRIL 2024



表 6-1. Signal Descriptions—RGZ Package (续)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	1/0	1175	DESCRIPTION
VDDS	44	_	Power	1.8V to 3.8V main chip supply ⁽¹⁾
VDDS2	13	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS3	22	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS_DCDC	34		Power	1.8V to 3.8V DC/DC converter supply
X48M_N	46	_	Analog	48MHz crystal oscillator pin N
X48M_P	47	_	Analog	48MHz crystal oscillator pin P
X32K_Q1	6	_	Analog	32kHz crystal oscillator pin 1
X32K_Q2	7		Analog	32kHz crystal oscillator pin 2

(1) For more details, see the technical reference manual listed in \ddagger 10.2.

(2) Do not supply external circuitry from this pin.

(3) EGP is the only ground connection for the device. A good electrical connection to the device ground on a printed circuit board (PCB) is imperative for proper device operation.

(4) If an internal DC/DC converter is not used, this pin is supplied internally from the main LDO.

(5) If an internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.

(6) Output from internal DC/DC and LDO is trimmed to 1.68V.

6.3 Connections for Unused Pins and Modules—RGZ Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE ⁽¹⁾
GPIO	DIO_n	8 - 12 14 - 21 26 - 32 36 - 43	NC or GND	NC
32.768 kHz crystal	X32K_Q1	6 8	- NC or GND	NC
52.700 KHZ CIYSIAI	X32K_Q2	7		INC.
DC/DC converter ⁽²⁾	DCDC_SW	33	NC	NC
	VDDS_DCDC	34	VDDS	VDDS

表 6-2. Connections for Unused Pins—RGZ Package

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



6.4 Pin Diagram—RSK Package (Top View)




图 6-2. RSK (8mm × 8mm) Pinout, 0.4mm Pitch (Top View)

The following I/O pins marked in 🛽 6-2 in **bold** have high-drive capabilities:

- Pin 14, DIO_5
- Pin 15, DIO_6
- Pin 16, DIO_7
- Pin 32, JTAG_TMSC
- Pin 34, DIO_16
- Pin 35, DIO_17

The following I/O pins marked in 🗏 6-2 in *italics* have analog capabilities:

- Pin 50, DIO_23
- Pin 51, DIO_24
- Pin 52, DIO_25
- Pin 53, DIO_26
- Pin 54, DIO_27
- Pin 55, DIO_28
- Pin 56, DIO_29

Copyright © 2024 Texas Instruments Incorporated



• Pin 57, DIO_30

6.5 Signal Descriptions—RSK Package

表 6-3. Signal Descriptions—RSK Package

PIN		1/0	TYDE	DESCRIPTION
NAME	NO.	I/O	TYPE	DESCRIPTION
DCDC_SW	47	_	Power	Output from internal DC/DC converter ⁽¹⁾
DCOUPL	31	_	Power	For decoupling of internal 1.27V regulated digital-supply ⁽²⁾
DIO_3	12	I/O	Digital	GPIO
DIO_4	13	I/O	Digital	GPIO
DIO_5	14	I/O	Digital	GPIO, high-drive capability
DIO_6	15	I/O	Digital	GPIO, high-drive capability
DIO_7	16	I/O	Digital	GPIO, high-drive capability
DIO_8	18	I/O	Digital	GPIO
DIO_9	19	I/O	Digital	GPIO
DIO_10	20	I/O	Digital	GPIO
DIO_11	21	I/O	Digital	GPIO
DIO_12	26	I/O	Digital	GPIO
DIO_13	27	I/O	Digital	GPIO
DIO_14	28	I/O	Digital	GPIO
DIO_15	29	I/O	Digital	GPIO
DIO_16	34	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	35	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	36	I/O	Digital	GPIO
DIO_19	37	I/O	Digital	GPIO
DIO_20	38	I/O	Digital	GPIO
DIO_21	39	I/O	Digital	GPIO
DIO_22	40	I/O	Digital	GPIO
DIO_23	50	I/O	Digital or Analog	GPIO, analog capability
DIO_24	51	I/O	Digital or Analog	GPIO, analog capability
DIO_25	52	I/O	Digital or Analog	GPIO, analog capability
DIO_26	53	I/O	Digital or Analog	GPIO, analog capability
DIO_27	54	I/O	Digital or Analog	GPIO, analog capability
DIO_28	55	I/O	Digital or Analog	GPIO, analog capability
DIO_29	56	I/O	Digital or Analog	GPIO, analog capability
DIO_30	57	I/O	Digital	GPIO, analog capability
DIO_34	10	I/O	Digital	GPIO
DIO_35	11	I/O	Digital	GPIO
DIO_36	22	I/O	Digital	GPIO
DIO_37	23	I/O	Digital	GPIO
DIO_38	24	I/O	Digital	GPIO
DIO_39	25	I/O	Digital	GPIO
DIO_40	41	I/O	Digital	GPIO
DIO_41	42	I/O	Digital	GPIO
DIO_42	43	I/O	Digital	GPIO
DIO_43	44	I/O	Digital	GPIO
DIO_44	45	I/O	Digital	GPIO



表 6-3. Signal Descriptions—RSK Package (续)

PIN		I/O	ТҮРЕ	DESCRIPTION
NAME	NO.		ITPE	DESCRIPTION
DIO_45	46	I/O	Digital	GPIO
DIO_46	58	I/O	Digital	GPIO
DIO_47	59	I/O	Digital	GPIO
EGP	_	_	GND	Ground—exposed ground pad ⁽³⁾
JTAG_TMSC	32	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	33	I	Digital	JTAG TCKC
RESET_N	49	I	Digital	Reset, active low. No internal pullup resistor
RF_P_2_4GHZ	1	_	RF	Positive 2.4GHz RF input signal to LNA during RX Positive 2.4GHz RF output signal from PA during TX
RF_N_2_4GHZ	2	_	RF	Negative 2.4GHz RF input signal to LNA during RX Negative 2.4GHz RF output signal from PA during TX
RF_P_SUB_1GHZ	3	_	RF	Positive Sub-1GHz RF input signal to LNA during RX Positive Sub-1GHz RF output signal from PA during TX
RF_N_SUB_1GHZ	4	_	RF	Negative Sub-1GHz RF input signal to LNA during RX Negative Sub-1GHz RF output signal from PA during TX
RX_TX	7	—	RF	Optional bias pin for the RF LNA
VDDR	61	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal $LDO^{(2)}$ (4) (6)
VDDR_RF	64	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ^{(2) (5) (6)}
VDDS	60	—	Power	1.8V to 3.8V main chip supply ⁽¹⁾
VDDS2	17	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS3	30	—	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS_DCDC	48	—	Power	1.8V to 3.8V DC/DC converter supply
X48M_N	62	—	Analog	48MHz crystal oscillator pin N
X48M_P	63	—	Analog	48MHz crystal oscillator pin P
NC	5	_		No connect
NC	6	—		No connect
X32K_Q1	8	_	Analog	32kHz crystal oscillator pin 1

(1) For more details, see technical reference manual listed in the documentation support section.

(2) Do not supply external circuitry from this pin.

(3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.

(4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.

(6) Output from internal DC/DC and LDO is trimmed to 1.68V.



6.6 Connection of Unused Pins and Module—RSK Package

农 6-4. Connections for Unused Fins—KSK Fackage								
FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE ⁽¹⁾	PREFERRED PRACTICE ⁽¹⁾				
GPIO	DIO_n	10 - 16 14 - 21 26 - 32 36 - 43	NC or GND	NC				
	X32K_Q1	8	NC or GND	NC				
32.768kHz crystal	X32K_Q2	9		INC.				
No Connects	NC	5 - 8	NC	NC				
	DCDC_SW	47	NC	NC				
DC/DC converter ⁽²⁾	VDDS_DCDC	48	VDDS	VDDS				

表 6-4. Connections for Unused Pins—RSK Package

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

			MIN	MAX	UNIT	
VDDS ⁽³⁾	Supply voltage		- 0.3	4.1	V	
	Voltage on any digital pir	(4) (5)	- 0.3	VDDS + 0.3, max 4.1	V	
	Voltage on crystal oscilla	tor pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	- 0.3	VDDR + 0.3, max 2.25	V	
		Voltage scaling enabled	- 0.3	VDDS		
V _{in}	Voltage on ADC input	Voltage scaling disabled, internal reference	- 0.3	1.49	V	
		Voltage scaling disabled, VDDS as reference	- 0.3	VDDS / 2.9		
	Input level, Sub-1GHz RI	Fpins		10	dBm	
	Input level, 2.4GHz RF p	ins		5	dBm	
T _{stg}						

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) VDDS_DCDC, VDDS2, and VDDS3 must be at the same potential as VDDS.

(4) Including analog capable DIOs.

(5) Injection current is not supported on any GPIO pin.

7.2 ESD Ratings

				VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±2000	V
	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	All pins	±500	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature ^{(1) (3)}		- 40	105	°C
Operating supply voltage (VDDS)		1.8	3.8	V
Operating supply voltage (VDDS), boost mode	VDDR = 1.95V +14dBm RF output power	2.1	3.8	V
Rising supply voltage slew rate		0	100	mV/μs
Falling supply voltage slew rate ⁽²⁾		0	20	mV/μs

(1) Operation at or near maximum operating temperature for extended durations will result in lifetime reduction.

(2) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22 µF VDDS input capacitor must be used to ensure compliance with this slew rate.

(3) For thermal resistance characteristics refer to Thermal Resistance Characteristics. For application considerations, refer to SPRA953

7.4 Power Supply and Modules

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1	.1 - 1.55		V
VDDS Brown-out Detector (BOD) ⁽¹⁾	Rising threshold		1.77		V

Copyright © 2024 Texas Instruments Incorporated



7.4 Power Supply and Modules (续)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Brown-out Detector (BOD), before initial boot ⁽²⁾	Rising threshold	1.70		V	
VDDS Brown-out Detector (BOD) ⁽¹⁾	Falling threshold		1.75		V

(1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V).

(2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET_N pin.

7.5 Power Consumption—Power Modes

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.6V$ with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Core Curr	ent Consumption				
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150		nA
	Shuldown	Shutdown. No clocks running, no retention	171		
		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	0.98		μA
	Standby without cache	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	0.88		μA
	retention	RTC running, CPU, 256kB RAM and (partial) register retention XOSC_LF	1.08		μA
		RTC running, CPU, 128kB RAM and (partial) register retention XOSC_LF	0.99		μA
core		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	2.24		μA
	Standby	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	2.16		μA
	with cache retention	RTC running, CPU, 256kB RAM and (partial) register retention. XOSC_LF	2.34		μA
		RTC running, CPU, 128kB RAM and (partial) register retention. XOSC_LF	2.25		μA
	Idle	Supply Systems and RAM powered RCOSC_HF	635		μA
		MCU running CoreMark at 48MHz with parity enabled RCOSC_HF	3.5		mA
	Active	MCU running CoreMark at 48MHz with parity disabled RCOSC_HF	3.4		mA
Periphera	I Current Consumption	· · · · · · · · · · · · · · · · · · ·		1	
	Peripheral power domain	Delta current with domain enabled	62.4		
	Serial power domain	Delta current with domain enabled	5.83		
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	102.0		
	μDMA	Delta current with clock enabled, module is idle	58.0		
	Timers	Delta current with clock enabled, module is idle ⁽¹⁾	97.2		
peri	12C	Delta current with clock enabled, module is idle	9.8		μA
	12S	Delta current with clock enabled, module is idle	22.2		
	SPI	Delta current with clock enabled, module is idle ⁽²⁾	55.8		
	UART	Delta current with clock enabled, module is idle ⁽³⁾	114.2		
	CRYPTO (AES)	Delta current with clock enabled, module is idle	15.5		
	РКА	Delta current with clock enabled, module is idle	66.6		-
	TRNG	Delta current with clock enabled, module is idle	21.0		



7.5 Power Consumption—Power Modes (续)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.6V$ with DC/DC enabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	Active mode	24MHz, infinite loop, V _{DDS} = 3.0V		849		μA
I _{SCE} Low-power mode	2MHz, infinite loop, V _{DDS} = 3.0V		32		μΑ	

(1) Only one GPTimer running

(2) Only one SPI running

(3) Only one UART running

7.6 Power Consumption—Radio Modes

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.6V$ with DC/DC enabled unless otherwise noted.

Using boost mode (increasing VDDR up to 1.95 V), will increase system current by 15% (does not apply to TX +14dBm setting where this current is already included).

Relevant I_{core} and I_{peri} currents are included in below numbers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{radio}	Radio receive current, 868MHz			5.8		mA
I _{radio}	Radio receive current, 2.44GHz (BLE)	V _{DDS} = 3.0V		6.9		mA
	Radio transmit current Sub-1GHz PA	0dBm output power setting 868MHz		9.5		mA
I _{radio}	Radio transmit current Sub-1GHz PA	+10dBm output power setting 868MHz		14.1		mA
	Radio transmit current Sub-1GHz PA	+14dBm output power setting 868MHz		25.8		mA
	Radio transmit current 2.4GHz PA (BLE)	0dBm output power setting, V _{DDS} = 3.0V		7.1		mA
Iradio	Radio transmit current 2.4GHz PA (BLE)	+5dBm output power setting 2440MHz, V _{DDS} = 3.0V		9.6		mA

7.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V_{DDS} = 3.0V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		kB
Supported flash erase cycles before failure, full bank ^{(1) (2)}		30			k Cycles
Supported flash erase cycles before failure, single sector ⁽³⁾		60			k Cycles
Maximum number of write operations per row before sector erase ⁽⁴⁾				83	Write Operations
Flash retention	105 °C Tj	11.4			Years
Flash sector erase current	Average delta current		1.0		mA
Flash sector erase time ⁽⁵⁾	Zero cycles		10		ms
	30k cycles			4000	ms

(1) A full bank erase is counted as a single erase cycle on each sector.

(2) Aborting flash during erase or program modes is not a safe operation.

- (3) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles.
- (4) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (5) This number is dependent on Flash aging and increases over time and erase cycles.

7.8 Thermal Resistance Characteristics

		PACKAGE			
THERMAL METRIC ⁽¹⁾		RGZ (VQFN)	RSK (VQFN)	UNIT	
		48 PINS	64 PINS		
R _{0 JA}	Junction-to-ambient thermal resistance	23.4	25.1	°C/W ⁽²⁾	
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	13.3	11.5	°C/W ⁽²⁾	
R _{0 JB}	Junction-to-board thermal resistance	8.0	8.9	°C/W ⁽²⁾	
ΨJT	Junction-to-top characterization parameter	0.1	0.1	°C/W ⁽²⁾	
ψ _{JB}	Junction-to-board characterization parameter	7.9	8.8	°C/W ⁽²⁾	
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	1.7	1.2	°C/W ⁽²⁾	

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.

7.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP MAX	UNIT
	2360	2500	
	1076	1315	
Frequency banda	861	1054	MHz
Frequency bands	431	527	IVITIZ
	359	439	
	287	351	

7.10 861MHz to 1054MHz—Receive (RX)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25$ °C, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters				
Digital channel filter programmable receive bandwidth		4	4000	kHz
Data rate step size		1.5		bps
Spurious emissions 25MHz to 1GHz	868MHz Conducted emissions measured according to ETSI EN 300 220	< - 57		dBm
Spurious emissions 1GHz to 13GHz		< - 47		dBm
Wi-SUN, 50kbps, ±12.5kHz deviation, 2-GF	SK, 78 kHz RX BW, #1a			-
Sensitivity	MRFSK, 866.6MHz, 10% PER, 250 byte payload	- 106		dBm
Saturation limit	10% PER, 250 byte payload, 866.6MHz	10		dBm
Selectivity, +100kHz	10% PER, 250 byte payload, 866.6MHz 10% PER, 250 byte payload, 866.6MHz. Wanted signal 3dB above sensitivity level.	33		dB
Selectivity, -100kHz		31		dB
Selectivity, +200kHz		38		dB
Selectivity, -200kHz		37		dB
RSSI dynamic range	Starting from the sensitivity limit	93		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 50kbps, ±25kHz deviation, 2-GFS	K, 100kHz RX BW, #1b			
Sensitivity	MRFSK, 918.2MHz, 10% PER, 250 byte payload	- 106		dBm
Saturation limit	10% PER, 250 byte payload, 918.2MHz	10		dBm



When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
Selectivity, +200kHz		37	dB
Selectivity, -200kHz	10% PER, 250 byte payload, 918.2MHz. Wanted signal 3dB	35	dB
Selectivity, +400kHz	above sensitivity level.	42	dB
Selectivity, -400kHz		41	dB
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Wi-SUN, 100kbps, ±25kHz devia	tion, 2-GFSK, 135kHz RX BW, #2a		
Sensitivity	MRFSK, 866.6MHz, 10% PER, 250 byte payload	- 103	dBm
Saturation limit	10% PER, 250 byte payload, 866.6MHz	10	dBm
Selectivity, +200kHz		37 35 42 41 95 ±3 -103 10 40 38 46 44 95 ±3 -102 10 42 39 52 46 91 ±3 -99 10 41 39 52 46 91 ±3 -99 10 41 39 50 46 86 ±3 -99 10 42 40 51 47 91 ±3	dB
Selectivity, -200kHz	10% PER, 250 byte payload, 866.6MHz. Wanted signal 3dB	38	dB
Selectivity, +400kHz	above sensitivity level.	46	dB
Selectivity, -400kHz		44	dB
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		dB
-	tion, 2-GFSK, 208 kHz RX BW, #2b		
Sensitivity	MRFSK, 920.9MHz, 10% PER, 250 byte payload	- 102	dBm
Saturation limit	10% PER, 250 byte payload, 920.9MHz		dBm
Selectivity, +400kHz			dB
Selectivity, -400kHz			dB
Selectivity, +800kHz	10% PER, 250 byte payload, 920.9MHz. Wanted signal 3dB above sensitivity level, modulated blocker.		dB
Selectivity, -800kHz			dB
RSSI dynamic range	Starting from the sensitivity limit		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		dB
	iation, 2-GFSK, 273 kHz RX BW, #3	10	
		00	dBm
Sensitivity	MRFSK, 918.4MHz, 10% PER, 250 byte payload		
Saturation limit	10% PER, 250 byte payload, 918.4MHz		dBm
Selectivity, +400kHz			dB
Selectivity, -400kHz	10% PER, 250 byte payload, 918.4MHz. Wanted signal 3dB above sensitivity level.		dB
Selectivity, +800kHz			dB
Selectivity, -800kHz			dB
RSSI dynamic range	Starting from the sensitivity limit		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
	tion, 2-GFSK, 335kHz RX BW, #4a		
Sensitivity	MRFSK, 918.4MHz, 10% PER, 250 byte payload		dBm
Saturation limit	10% PER, 250 byte payload, 918.4MHz		dBm
Selectivity, +400kHz			dB
Selectivity, -400kHz	10% PER, 250 byte payload, 918.4MHz. Wanted signal 3dB		dB
Selectivity, +800kHz	above sensitivity level.	51	dB
Selectivity, -800kHz		47	dB
RSSI dynamic range	Starting from the sensitivity limit	91	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Wi-SUN, 200kbps, ±100kHz devi	ation, 2-GFSK, 416kHz RX BW, #4b		
Sensitivity	MRFSK, 920.8MHz, 10% PER, 250 byte payload	- 98	dBm
Saturation limit	10% PER, 250 byte payload, 920.8MHz	10	dBm

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX UI	JNIT
Selectivity, +600kHz		46	C	dB
Selectivity, -600kHz	10% PER, 250 byte payload, 920.8MHz. Wanted signal 3dB	43	c	dB
Selectivity, +1200kHz	above sensitivity level, modulated blocker.	54	c	dB
Selectivity, -1200kHz		51	c	dB
RSSI dynamic range	Starting from the sensitivity limit	86	c	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	c	dB
Wi-SUN, 300kbps, ±75kHz deviation,	2-GFSK, 496kHz RX BW, #5		I	
Sensitivity	MRFSK, 917.6MHz, 10% PER, 250 byte payload	- 97	dl	dBm
Saturation limit	10% PER, 250 byte payload, 917.6MHz	10	dl	dBm
Selectivity, +600kHz		42	c	dB
Selectivity, -600kHz	10% PER, 250 byte payload, 917.6MHz. Wanted signal 3dB	37	c	dB
Selectivity, +1200kHz	above sensitivity level.	51	c	dB
Selectivity, -1200kHz		40	c	dB
RSSI dynamic range	Starting from the sensitivity limit	86	c	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	c	dB
802.15.4-2020, 10kbps, ±5kHz deviati	ion, 2-FSK, 26kHz RX BW, Mode #1a			
Sensitivity	FSK, 915.0MHz, 20 byte PSDU < 10% PER	- 113	dl	dBm
Sensitivity	FSK, 868.3MHz, 20 byte PSDU < 10% PER	- 113	dl	dBm
Saturation limit	PSDU length 20 octets; PER < 10%, 868.3MHz	10	dł	dBm
Selectivity, +50kHz		36	c	dB
Selectivity, -50kHz		36	c	dB
Selectivity, +100kHz		40	c	dB
Selectivity, -100kHz		39	c	dB
Selectivity, +200kHz		44	c	dB
Selectivity, -200kHz		37	c	dB
Blocking, +1MHz		60	c	dB
Blocking, -1MHz	PSDU length 20 octets; PER < 10%, 868.3MHz	59	c	dB
Blocking, +2MHz		64	c	dB
Blocking, -2MHz		64	c	dB
Blocking, +5MHz		75	c	dB
Blocking, -5MHz		74	c	dB
Blocking, +10MHz		79	c	dB
Blocking, -10MHz		79	c	dB
Blocking + 5% Fc. (45.75MHz)	10% PER, 20 byte payload, 866.6MHz 802.15.4g mandatory	- 15	dl	dBm
Blocking - 5% Fc. (-45.75MHz)	mode, wanted signal -94dBm. 3dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97dBm). Limit is Cat 1.5 requirement.	- 15	dl	dBm
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz. Wanted signal 3dB above sensitivity limit.	39	c	dB
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz ⁽¹⁾	39	c	dB
RSSI dynamic range	Starting from the sensitivity limit	100	c	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	c	dB
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset	- 12	р	opm
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset	12	p	opm



When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level.	- 1000		ppm
	Negative offset			
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level.	1000		ppm
	Positive offset			
802.15.4-2020, 20kbps, ±10kHz deviatio	on, 2-FSK, 52 kHz RX BW, Mode #1b			
Sensitivity	FSK, 20kbps, ±10kHz deviation, 2-GFSK, 915.0MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	- 110		dBm
Sensitivity	FSK, 20kbps, ±10kHz deviation, 2-GFSK, 868.3MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	- 110		dBm
Saturation limit	20 byte PSDU < 10% PER, 868.3MHz	10		dBm
Selectivity, +100kHz		38		dB
Selectivity, -100kHz	—	36		dB
Selectivity, +200kHz		44		dB
Selectivity, -200kHz	—	42		dB
Selectivity, +400kHz		49		dB
Selectivity, -400kHz		44		dB
Blocking, +1MHz	—	58		dB
Blocking, -1MHz	20-byte PSDU < 10% PER, 868.3MHz	54		dB
Blocking, -2MHz		61		dB
Blocking, +2MHz	—	61		dB
Blocking, -5MHz	—	70		dB
Blocking, +5MHz		70		dB
		70		dB
Blocking, -10MHz		75		dB
Blocking, +10MHz	20 bute DCDU < 10% DED, 966 6MUs, wonted signal, 04dDm			
Blocking + 5% Fc. (45.75MHz)	20 byte PSDU < 10% PER, 866.6MHz, wanted signal -94dBm. 3dB above usable sensitivity limit according to ETSI EN 300 220	- 13		dBm
Blocking - 5% Fc. (-45.75MHz)	V3.1.1 (usable sensitivity -97dBm). Limit is Cat 1.5 requirement.	- 13		dBm
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz. Wanted signal 3dB above sensitivity limit.	39		dB
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz ⁽¹⁾	39		dB
RSSI dynamic range	Starting from the sensitivity limit	100		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
	10% PER, 20 byte payload, measured at 10dB above sensitivity			
Frequency error tolerance (ppm)	level. Negative offset	24		ppm
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset	24		ppm
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset	- 1000		ppm
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset	1000		ppm
802.15.4, 200kbps, ±50kHz deviation, 2	-GFSK, 311kHz RX BW			
Sensitivity	1% BER, 868MHz	- 103		dBm
Sensitivity	1% BER, 915MHz	- 103		dBm
Selectivity, +400kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	45		dB
		.5		

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
Selectivity, +800kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	52	dB
Selectivity, - 800kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	47	dB
Blocking, +2MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	59	dB
Blocking, - 2MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	56	dB
Blocking, +10MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	71	dB
Blocking, - 10MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	70	dB
802.15.4, 500kbps, ±190kHz deviation, 2-	GFSK, 622 kHz RX BW		
Sensitivity 500kbps	915MHz, 1% PER, 127 byte payload	- 95	dBm
Selectivity, ±1MHz	915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm	34	dB
Selectivity, ±2MHz	915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm	46	dB
Co-channel rejection	915MHz, 1% PER, 127 byte payload. Wanted signal at -71dBm	- 8	dB
SimpleLink™ Long Range 2.5/5kbps (20	ksps), ±5kHz Deviation, 2-GFSK, 34kHz RX Bandwidth, FEC = 1:2	, DSSS = 1:4/1:2	
Sensitivity	2.5kbps, 1% BER, 868MHz	- 121	dBm
Sensitivity	2.5kbps, 1% BER, 915MHz	- 121	dBm
Sensitivity	5kbps, 1% BER, 868MHz	- 119	dBm
Sensitivity	5kbps, 1% BER, 915MHz	- 119	dBm
Saturation limit	2.5kbps, 1% BER, 868MHz	10	dBm
Selectivity, +100kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	49	dB
Selectivity, -100kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	49	dB
Selectivity, +200kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	52	dB
Selectivity, -200kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	48	dB
Selectivity, +300kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	54	dB
Selectivity, -300kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	48	dB
Blocking, +1MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	65	dB
Blocking, -1MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	60	dB
Blocking, +2MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	70	dB
Blocking, -2MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	68	dB
Blocking, +5MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	78	dB
Blocking, -5MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	77	dB
Blocking, +10MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	87	dB
Blocking, -10MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	92	dB
Image rejection (image compensation enabled)	2.5kbps, 1% BER, 868MHz ⁽¹⁾	47	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	2.5kbps, measured at - 110dBm.	- 24/26	ppm
Symbolrate error tolerance (ppm)	2.5kbps, measured at - 110dBm.	- 90/70	ppm
Narrowband, 9.6kbps ±2.4kHz Deviation,	2-GFSK, 868MHz, 17.1kHz RX BW		-
Sensitivity	1% BER	-117	dBm
Adjacent Channel Rejection	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity - 104.6dBm). Interferer ±20kHz	42	dB
Alternate Channel Rejection	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity - 104.6dBm). Interferer ±40kHz	42	dB
Blocking, ±1MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity - 104.6dBm)	66	dB
Blocking, ±2MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity - 104.6dBm)	71	dB



When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Blocking, ±10MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity - 104.6dBm)	85		dB
802.15.4, 50kbps, ±25kHz Deviation, 2-0	GFSK, 100kHz RX BW (Legacy)			
Sensitivity	1% BER, 868MHz	- 110		dBm
Sensitivity	1% BER, 915MHz	- 110		dBm
Saturation limit	1% BER, 868MHz	10		dBm
Selectivity, +200kHz		44		dB
Selectivity, -200kHz		44		dB
Selectivity, +400kHz		54		dB
Selectivity, -400kHz		44		dB
Blocking, +1MHz		57		dB
Blocking, -1MHz	1% BER, 868MHz ⁽¹⁾	57		dB
Blocking, +2MHz	1% BER, 808MHZ(*/	61		dB
Blocking, -2MHz		61		dB
Blocking, +5MHz		67		dB
Blocking, -5MHz		67		dB
Blocking, +10MHz		76		dB
Blocking, -10MHz		76		dB
Blocking + 5% Fc. (43.42MHz)	1% BER, 868MHz	- 15		dBm
Blocking - 5% Fc. (-43.42MHz)	802.15.4g mandatory mode, wanted signal - 94dBm. 3dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97dBm). Limit is Cat 1.5 requirement.	- 15		dBm
Image rejection (image compensation enabled)	1% BER, 868MHz. Wanted signal 3dB above sensitivity limit	39		dB
RSSI dynamic range	Starting from the sensitivity limit	95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Frequency error tolerance (ppm)	1% BER, measured at - 100dBm (10dB above sensitivity level). Negative offset	- 30		ppm
Frequency error tolerance (ppm)	1% BER, measured at - 100dBm (10dB above sensitivity level). Positive offset	25		ppm
Symbol rate error tolerance (ppm)	1% BER, measured at - 100dBm (10dB above sensitivity level). Negative offset	- 2000		ppm
Symbol rate error tolerance (ppm)	1% BER, measured at - 100dBm (10dB above sensitivity level) Positive offset	2000		ppm
802.15.4, 100kbps, ±25kHz Deviation, 2-	GFSK, 137kHz RX BW			
Sensitivity 100kbps	868MHz, 1% PER, 127 byte payload	- 103		dBm
Selectivity, ±200kHz		38		dB
Selectivity, ±400kHz	── 868MHz, 1% PER, 127 byte payload. Wanted signal at - 96dBm ──	44		dB
Co-channel rejection	868MHz, 1% PER, 127 byte payload. Wanted signal at - 79dBm	- 9		dB
Generic OOK (16.384kbps, OOK w / Ma	nchester encoding, 100kHz RX BW)			
Sensitivity	OOK, 915.0MHz, 1% BER	- 114		dBm
Sensitivity	OOK, 868.8MHz, 1% BER	- 113		dBm
Saturation limit	868.3MHz	0		dBm



When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MAX	
Selectivity, +200kHz		52	dB
Selectivity, - 200kHz		47	dB
Selectivity, +400kHz		42	dB
Selectivity, - 400kHz		42	dB
Blocking, +1MHz		68	dB
Blocking, - 1MHz		64	dB
Blocking, +2MHz	868.3MHz. Wanted signal 3dB above sensitivity level.	68	dB
Blocking, - 2MHz		64	dB
Blocking, +5MHz		74	dB
Blocking, - 5MHz		73	dB
Blocking, +10MHz		68	dB
Blocking, - 10MHz		64	dB
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	Measured at 10dB above sensitivity level. Negative offset	-40	ppm
Frequency error tolerance (ppm)	Measured at 10dB above sensitivity level. Positive offset	40	ppm
Symbol rate error tolerance (ppm)	Measured at 10dB above sensitivity level. Negative offset	-2000	ppm
Symbol rate error tolerance (ppm)	Measured at 10dB above sensitivity level Positive offset	2000	ppm
WB-DSSS, 240/120/60/30kbps (480ksy	m/s, 2-GFSK, ±195kHz Deviation, FEC (Half Rate), DSSS = 1/2/4/8, 62	22 kHz RX BW)	•
Sensitivity	240kbps, DSSS = 1, 1% BER, 915.0MHz	- 105	dBm
Sensitivity	120kbps, DSSS = 2, 1% BER, 915.0MHz	- 106	dBm
Sensitivity	60kbps, DSSS = 4, 1% BER, 915.0MHz	- 108	dBm
Sensitivity	30kbps, DSSS = 8, 1% BER, 915.0MHz	- 109	dBm
Saturation limit	915.0MHz	0	dBm
	240kbps, DSSS = 1	54	dB
	120kbps, DSSS = 2	57	dB
Blocking +1MHz	60kbps, DSSS = 4	57	dB
	30kbps, DSSS = 8	57	dB
	240kbps, DSSS = 1	49	dB
5	120kbps, DSSS = 2	50	dB
Blocking -1MHz	60kbps, DSSS = 4	52	dB
	30kbps, DSSS = 8	53	dB
	240kbps, DSSS = 1	54	dB
	120kbps, DSSS = 2	55	dB
Blocking +2MHz	60kbps, DSSS = 4	57	dB
	30kbps, DSSS = 8	58	dB
	240kbps, DSSS = 1	53	dB
Blacking 2MU	120kbps, DSSS = 2	54	dB
Blocking -2MHz	60kbps, DSSS = 4	56	dB
	30kbps, DSSS = 8	56	dB
	240kbps, DSSS = 1	55	dB
Displana LEMIT	120kbps, DSSS = 2	56	dB
Blocking +5MHz	60kbps, DSSS = 4	58	dB
	30kbps, DSSS = 8	59	dB



When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}$ C, $V_{DDS} = 3.0$ V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	240kbps, DSSS = 1		54		dB
	120kbps, DSSS = 2		55		dB
Blocking -5MHz	60kbps, DSSS = 4		57		dB
	30kbps, DSSS = 8		58		dB
	240kbps, DSSS = 1		69		dB
Diasking 10ML	120kbps, DSSS = 2		70		dB
Blocking +10MHz	60kbps, DSSS = 4		72		dB
	30kbps, DSSS = 8		73		dB
	240kbps, DSSS = 1		65		dB
Plasking 10ML	120kbps, DSSS = 2		67		dB
Blocking -10MHz	60kbps, DSSS = 4		69		dB
	30kbps, DSSS = 8		70		dB
RSSI dynamic range	Starting from the sensitivity limit		85		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3		dB

(1) Wanted signal 3dB above usable sensitivity limit according to ETSI EN 300 220 v. 3.1.1

7.11 861MHz to 1054MHz—Transmit (TX)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted. ⁽¹⁾

F	PARAMETER	TEST CONDITIONS	MIN	TYP M	AX UNIT
General parameters					I
Max output power, boost mode Sub-1GHz PA ⁽²⁾		VDDR = 1.95V Minimum supply voltage (VDDS) for boost mode is 2.1V 868MHz and 915MHz		14	dBm
Max output power, Sub-1G	Hz PA ⁽²⁾	868MHz and 915MHz		12	dBm
Output power programmab	le range Sub-1GHz PA	868MHz and 915MHz, 1dB step size.		34	dB
Output power variation over temperature Sub-1GHz PA		+10dBm setting Over recommended temperature operating range		±2	dB
Output power variation over temperature Boost mode, Sub-1GHz PA		+14dBm setting Over recommended temperature operating range		±1.5	dB
Spurious emissions and	harmonics				I
		+14dBm setting ETSI restricted bands		< - 54	dBm
Spurious emissions (excluding harmonics) Sub-1GHz PA, 868MHz ⁽³⁾	rmonics)	+14dBm setting ETSI outside restricted bands	<	< - 36	dBm
	1GHz to 12.75GHz (outside ETSI restricted bands)	+14dBm setting measured in 1MHz bandwidth (ETSI)	<	< - 30	dBm

7.11 861MHz to 1054MHz—Transmit (TX) (续)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted. ⁽¹⁾

F	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	30MHz to 88MHz (within FCC restricted bands)	+14dBm setting	< - 56		dBm
	88MHz to 216MHz (within FCC restricted bands)	+14dBm setting	< - 52		dBm
Spurious emissions out- of-band	216MHz to 960MHz (within FCC restricted bands)	+14dBm setting	< - 50		dBm
Sub-1GHz PA, 915MHz ⁽³⁾	960MHz to 2390MHz and above 2483.5MHz (within FCC restricted band)	+14dBm setting	< - 42		dBm
	1GHz to 12.75GHz (outside FCC restricted bands)	+14dBm setting	< - 40		dBm
	Below 710MHz (ARIB T-108)	+14dBm setting	< - 36		dBm
	710MHz to 900MHz (ARIB T-108)	+14dBm setting	< - 55		dBm
Spurious emissions out- of-band	900MHz to 915MHz (ARIB T-108)	+14dBm setting	< - 55		dBm
Sub-1GHz PA, 920.6/928MHz ⁽³⁾	930MHz to 1000MHz (ARIB T-108)	+14dBm setting	< - 55		dBm
	1000MHz to 1215MHz (ARIB T-108)	+14dBm setting	< - 45		dBm
	Above 1215 MHz (ARIB T-108)	+14dBm setting	< - 30		dBm
	Second harmonic	+14dBm setting, 868MHz	< - 30		dBm
		+14dBm setting, 915MHz	< - 30		ubiii
	Third harmonic	+14dBm setting, 868MHz	< - 30		dBm
Harmonics		+14dBm setting, 915MHz	< - 42		ubiii
Sub-1GHz PA	Fourth harmonic	+14dBm setting, 868MHz	< - 30		dBm
		+14dBm setting, 915MHz	< - 42		GDII
	Fifth harmonic	+14dBm setting, 868MHz	< - 30		dBm
		+14dBm setting, 915MHz	< - 42		ubiii

(1) Some combinations of frequency, data rate and modulation format requires use of external crystal load capacitors for regulatory compliance. More details can be found in the device errata.

(2) Output power is dependent on RF match. For dual-band devices in the CC13X4 platform, output power might be slightly reduced depending on RF layout trade-offs.

(3) Suitable for systems targeting compliance with EN 300 220, EN 303 131, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.

7.12 861MHz to 1054MHz - PLL Phase Noise Wideband Mode

When measured on the LP-EM-CC1354P10-1 reference design with T_c = 25°C, V_{DDS} = 3.0V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10kHz offset		- 74		dBc/Hz
	±100kHz offset		- 97		dBc/Hz
	±200kHz offset		- 107		dBc/Hz
Phase noise in the 868- and 915-MHz bands 20kHz PLL loop bandwidth	±400kHz offset		- 113		dBc/Hz
	±1000kHz offset		- 120		dBc/Hz
	±2000kHz offset		- 127		dBc/Hz
	±10000kHz offset		- 141		dBc/Hz

7.13 861MHz to 1054MHz - PLL Phase Noise Narrowband Mode

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}$ C, $V_{DDS} = 3.0$ V.

TEST CONDITIONS	MIN	TYP	MAX	UNIT
±10kHz offset		- 96		dBc/Hz
±100kHz offset		- 95		dBc/Hz
±200kHz offset		- 94		dBc/Hz
±400kHz offset		- 104		dBc/Hz
±1000kHz offset		- 121		dBc/Hz
±2000kHz offset		- 130		dBc/Hz
±10000kHz offset		- 140		dBc/Hz
	±10kHz offset ±100kHz offset ±200kHz offset ±400kHz offset ±1000kHz offset ±2000kHz offset	±10kHz offset ±100kHz offset ±200kHz offset ±400kHz offset ±1000kHz offset ±2000kHz offset	±10kHz offset - 96 ±10kHz offset - 95 ±200kHz offset - 94 ±400kHz offset - 104 ±100kHz offset - 121 ±200kHz offset - 130	±10kHz offset - 96 ±100kHz offset - 95 ±200kHz offset - 94 ±400kHz offset - 104 ±100kHz offset - 121 ±200kHz offset - 130

7.14 Bluetooth Low Energy—Receive (RX)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 ⁻³	- 105		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (- 100 / 125)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at -79 dBm, modulated interferer in channel, BER = 10 $^{-3}$	- 1.5		dB
Selectivity, ±1MHz ⁽¹⁾	Wanted signal at -79 dBm, modulated interferer at \pm 1MHz, BER = 10 $^{-3}$	8 / 4.5 ⁽²⁾		dB
Selectivity, ±2MHz ⁽¹⁾	Wanted signal at -79 dBm, modulated interferer at ± 2 MHz, BER = 10 $^{-3}$	44 / 39 ⁽²⁾		dB
Selectivity, ±3MHz ⁽¹⁾	Wanted signal at -79 dBm, modulated interferer at ± 3 MHz, BER = 10 $^{-3}$	43 / 43 ⁽²⁾		dB
Selectivity, ±4MHz ⁽¹⁾	Wanted signal at -79 dBm, modulated interferer at ±4MHz, BER = 10 $^{-3}$	44 / 43 ⁽²⁾		dB
Selectivity, ±6MHz ⁽¹⁾	Wanted signal at $$ ^ 79dBm, modulated interferer at \geq ±6MHz, BER = 10 $^{-3}$	48 / 43 ⁽²⁾		dB
Selectivity, ±7MHz	Wanted signal at $$ ^ 79dBm, modulated interferer at \geq ±7MHz, BER = 10 $^{-3}$	51 / 45 ⁽²⁾		dB
Selectivity, Image frequency ⁽¹⁾	Wanted signal at - 79dBm, modulated interferer at image frequency, BER = 10 ⁻³	39		dB
Selectivity, Image frequency ±1MHz ⁽¹⁾	Note that Image frequency + 1MHz is the Co- channel $^-$ 1MHz. Wanted signal at $^-$ 79dBm, modulated interferer at ±1MHz from image frequency, BER = 10 $^{-3}$	4.5 / 44 ⁽²⁾		dB
RSSI Range		89		dB
RSSI Accuracy (+/-)		±4		dB
500kbps (LE Coded)	· · ·			
Receiver sensitivity	Differential mode. BER = 10^{-3}	- 100		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 450 / 450)		ppm



7.14 Bluetooth Low Energy—Receive (RX) (续)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (- 175 / 175)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at $^-$ 72dBm, modulated interferer in channel, BER = 10 $^{-3}$	- 3.5		dB
Selectivity, ±1MHz ⁽¹⁾	Wanted signal at -72 dBm, modulated interferer at ±1MHz, BER = 10 ^{-3}	8 / 4 ⁽²⁾		dB
Selectivity, ±2MHz ⁽¹⁾	Wanted signal at -72 dBm, modulated interferer at ± 2 MHz, BER = 10 ^{-3}	41 / 37 ⁽²⁾		dB
Selectivity, ±3MHz ⁽¹⁾	Wanted signal at -72 dBm, modulated interferer at ± 3 MHz, BER = 10^{-3}	44 / 41 ⁽²⁾		dB
Selectivity, ±4MHz ⁽¹⁾	Wanted signal at -72 dBm, modulated interferer at ±4MHz, BER = 10 ^{-3}	44 / 43 ⁽²⁾		dB
Selectivity, ±6MHz ⁽¹⁾	Wanted signal at $-72dBm$, modulated interferer at $\ge \pm 6MHz$, BER = 10^{-3}	46 / 43 ⁽²⁾		dB
Selectivity, ±7MHz	Wanted signal at $$ – 72dBm, modulated interferer at \geq ±7MHz, BER = 10 $^{-3}$	49 / 45 ⁽²⁾		dB
Selectivity, Image frequency ⁽¹⁾	Wanted signal at - 72dBm, modulated interferer at image frequency, BER = 10 ⁻³	37		dB
Selectivity, Image frequency ±1MHz ⁽¹⁾	Note that Image frequency + 1MHz is the Co- channel – 1MHz. Wanted signal at – 72dBm, modulated interferer at ±1MHz from image frequency, BER = 10 ⁻³	4 / 46 ⁽²⁾		dB
RSSI Range		85		dB
RSSI Accuracy (+/-)		±4		dB
1 Mbps (LE 1M)				
Receiver sensitivity	Differential mode. BER = 10 ⁻³	- 97		dBm
Receiver saturation	Differential mode. BER = 10 ⁻³	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 350 / 350)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 750 / 750)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at $^-$ 67dBm, modulated interferer in channel, BER = 10 $^{-3}$	- 6		dB
Selectivity, ±1MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±1MHz, BER = 10^{-3}	7 / 4 ⁽²⁾		dB
Selectivity, ±2MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±2MHz,BER = 10 $^{-3}$	40 / 33 ⁽²⁾		dB
Selectivity, ±3MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±3MHz, BER = 10^{-3}	36 / 41 ⁽²⁾		dB
Selectivity, ±4MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±4MHz, BER = 10^{-3}	36 / 45 ⁽²⁾		dB
Selectivity, ±5MHz or more ⁽¹⁾	Wanted signal at $^-$ 67dBm, modulated interferer at \geq ±5MHz, BER = 10 $^{-3}$	40		dB
Selectivity, image frequency ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at image frequency, BER = 10^{-3}	33		dB
Selectivity, image frequency ±1MHz ⁽¹⁾	Note that Image frequency + 1MHz is the Co- channel $-$ 1MHz. Wanted signal at $-$ 67dBm, modulated interferer at ±1MHz from image frequency, BER = 10 ⁻³	4 / 41 ⁽²⁾		dB
Out-of-band blocking ⁽³⁾	30MHz to 2000MHz	- 10		dBm
Out-of-band blocking	2003MHz to 2399MHz	- 18		dBm
Out-of-band blocking	2484MHz to 2997MHz	- 12		dBm
Out-of-band blocking	3000MHz to 12.75GHz	- 2		dBm



7.14 Bluetooth Low Energy—Receive (RX) (续)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Intermodulation	Wanted signal at 2402MHz, - 64dBm. Two interferers at 2405 and 2408MHz respectively, at the given power level	- 42		dBm
Spurious emissions, 30 to 1000MHz ⁽⁴⁾	Measurement in a 50 Ω single-ended load.	< - 59		dBm
Spurious emissions, 1 to 12.75GHz ⁽⁴⁾	Measurement in a 50 Ω single-ended load.	< - 47		dBm
RSSI dynamic range		70		dB
RSSI accuracy		±4		dB
2 Mbps (LE 2M)				
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = 10^{-3}	- 92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = 10 ⁻³	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (- 500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (- 700 / 750)		ppm
Co-channel rejection ⁽¹⁾	Wanted signal at - 67dBm, modulated interferer in channel,BER = 10 ⁻³	- 7		dB
Selectivity, ±2MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±2MHz, Image frequency is at -2 MHz, BER = 10^{-3}	8 / 4 ⁽²⁾		dB
Selectivity, ±4MHz ⁽¹⁾	Wanted signal at -67 dBm, modulated interferer at ±4MHz, BER = 10^{-3}	35 / 32 ⁽²⁾		dB
Selectivity, ±6MHz ⁽¹⁾	Wanted signal at $^-$ 67dBm, modulated interferer at ±6MHz, BER = 10 $^{-3}$	37 / 34 ⁽²⁾		dB
Selectivity, image frequency ⁽¹⁾	Wanted signal at - 67dBm, modulated interferer at image frequency, BER = 10 ⁻³	4		dB
Selectivity, image frequency ±2MHz ⁽¹⁾	Note that Image frequency + 2MHz is the Co-channel. Wanted signal at - 67dBm, modulated interferer at ±2MHz from image frequency, BER = 10 ⁻³	- 7 / 36 ⁽²⁾		dB
Out-of-band blocking ⁽³⁾	30MHz to 2000MHz	- 16		dBm
Out-of-band blocking	2003MHz to 2399MHz	- 21		dBm
Out-of-band blocking	2484MHz to 2997MHz	- 15		dBm
Out-of-band blocking	3000MHz to 12.75GHz	- 20		dBm
Intermodulation	Wanted signal at 2402MHz, - 64dBm. Two interferers at 2408 and 2414MHz respectively, at the given power level	- 37		dBm
RSSI Range		64		dB
RSSI Accuracy (+/-)		±4		dB

(1) Numbers given as I/C dB.

(2) X / Y, where X is +N MHz and Y is - N MHz.

 (3) Excluding one exception at F_{wanted} / 2, per Bluetooth Specification.
 (4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).



7.15 Bluetooth Low Energy—Transmit (TX)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TY	P MAX	UNIT
General Parameters					
Max output power, 2.4GHz PA	Differential mode, delivered to a sing		5	dBm	
Output power programmable range, 2.4GHz PA	Differential mode, delivered to a sing	2	6	dB	
Spurious emissions a	nd harmonics		1		
	f < 1GHz, outside restricted bands		< - 3	6	dBm
Spurious emissions,	f < 1GHz, restricted bands ETSI		< - 5	4	dBm
2.4GHz PA	f < 1GHz, restricted bands FCC		< - 5	5	dBm
	f > 1GHz, including harmonics	- +5dBm setting	< - 4	2	dBm
Harmonics, 2.4GHz PA	Second harmonic		< - 4	2	dBm
	Third harmonic		< - 4	2	dBm

7.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps) - RX

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters			•	
Receiver sensitivity	Coherent mode PER = 1%	- 105		dBm
Receiver saturation	PER = 1%	> - 10		dBm
Adjacent channel rejection	Wanted signal at - 82dBm, modulated interferer at ±5MHz, PER = 1%	36		dB
Alternate channel rejection	Wanted signal at - 82dBm, modulated interferer at ±10MHz, PER = 1%	55		dB
Channel rejection, ±15MHz or more	Wanted signal at - 82dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480MHz, PER = 1%	59		dB
Blocking and desensitization, 5MHz from upper band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	57		dB
Blocking and desensitization, 10MHz from upper band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	62		dB
Blocking and desensitization, 20MHz from upper band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	62		dB
Blocking and desensitization, 50MHz from upper band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	65		dB
Blocking and desensitization, - 5MHz from lower band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	60		dB
Blocking and desensitization, - 10MHz from lower band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	60		dB
Blocking and desensitization, - 20MHz from lower band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	60		dB
Blocking and desensitization, - 50MHz from lower band edge	Wanted signal at 3 dB above the sensitivity level, CW jammer, PER = 1%	62		dB
Spurious emissions, 30MHz to 1000MHz	Measurement in a 50 Ω single-ended load	- 66		dBm
Spurious emissions, 1GHz to 12.75GHz	Measurement in a 50 Ω single-ended load	- 53		dBm



7.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps) - RX (续)

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> 100	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate		> 800	ppm
RSSI dynamic range			95	dB
RSSI accuracy			±4	dB



7.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps) - TX

When measured on the LP-EM-CC1354P10-1 reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, $f_{RF} = 2440MHz$ with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP MA	
General Parameters				
Max output power, 2.4GHz PA	Differential mode, delivered to a s	Differential mode, delivered to a single-ended 50 Ω load through a balun		dBm
Output power programmable range, 2.4GHz PA	Differential mode, delivered to a s	26	dB	
Spurious emissions and	d harmonics			1
	f < 1GHz, outside restricted bands	- +5dBm setting	< -36	dBm
Spurious emissions,	f < 1GHz, restricted bands ETSI		< -47	dBm
2.4GHz PA	f < 1GHz, restricted bands FCC		< -55	dBm
	f > 1GHz, including harmonics		< - 42	dBm
Harmonics,	Second harmonic		< -42	dBm
2.4GHz PA	Third harmonic		< -42	dBm
IEEE 802.15.4-2006 2.40	Hz (OQPSK DSSS1:8, 250kbps)	,		
Error vector magnitude, 2.4-GHz PA	+5dBm setting		2	%

7.18 Timing and Switching Characteristics

7.18.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

7.18.2 Wakeup Timing

Measured over operating free-air temperature with V_{DDS} = 3.0V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active ⁽¹⁾		8	50 - 4000		μs
MCU, Shutdown to Active ⁽¹⁾		8	50 - 4000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			39		μs
MCU, Idle to Active			15		μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

7.18.3 Clock Specifications

7.18.3.1 48MHz Clock Input (TCXO)

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Clock frequency			48	MHz
TCXO clipped sine output, peak-to-peak	TCXO clipped sine output connected to pin X48M_P through series capacitor	0.8	1.	7 V
TCXO with CMOS output, High input voltage	TCXO with CMOS output directly	1.3	VDDF	R V
TCXO with CMOS output, Low input voltage	coupled to pin X48M_P	0	0.3	3 V

(1) Probing or otherwise stopping the TCXO while the DC/DC converter is enabled may cause permanent damage to the device.

7.18.3.2 48MHz Crystal Oscillator (XOSC_HF)

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
F	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6 pF < $C_L \le 9 pF$		20	60	Ω
ESR	Equivalent series resistance 5 pF < $C_L \leq 6$ pF			80	Ω
L _M	Motional inductance, relates to the load capacitance that is used for the crystal (CL in Farads) $^{(2)}$		$< 3 \times 10^{-25} / C_{L}^{2}$		Н
CL	Crystal load capacitance ⁽³⁾	5	7 ⁽⁴⁾	9	pF
t	Start-up time ⁽⁵⁾		200		μs

(1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.

(2) The crystal manufacturer's specification must satisfy this requirement for proper operation.

(3) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.

(4) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).

(5) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

7.18.3.3 48MHz RC Oscillator (RCOSC_HF)

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}$ C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy ⁽¹⁾		±0.25		%
Start-up time		5		μs

(1) Accuracy relative to the calibration source (XOSC_HF).

7.18.3.4 2MHz RC Oscillator (RCOSC_MF)

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs

7.18.3.5 32.768 kHz Crystal Oscillator (XOSC_LF)

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
CL	Crystal load capacitance	6	7 ⁽¹⁾	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

7.18.3.6 32 kHz RC Oscillator (RCOSC_LF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 ⁽¹⁾		kHz
Temperature coefficient.		50		ppm/°C

(1) When using RCOSC_LF as source for the low frequency system clock (SCLK_LF), the accuracy of the SCLK_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC_LF relative to XOSC_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

7.18.4 Serial Peripheral Interface (SPI) Characteristics

7.18.4.1 SPI Characteristics

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Master Mode 1.8 < VDDS < 3.8		12		MHz
f _{SCLK} 1/t _{sclk}	SPI clock frequency	Slave Mode 2.7 < VDDS < 3.8				
	Slave Mode VDDS < 2.7			7		
DC _{SCK}	SCK Duty Cycle		45	50	55	%

7.18.4.2 SPI Master Mode

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SCLK_H/} L	SCLK High or Low time		(t _{SPI} /2) - 1	t _{SPI} / 2	(t _{SPI} /2) + 1	ns
t _{CS.LEAD}	CS lead-time, CS active to clock		1			SCLK
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			SCLK
t _{CS.ACC}	CS access time, CS active to MOSI data out				1	SCLK
t _{CS.DIS}	CS disable time, CS inactive to MOSI high inpedance				1	SCLK
t _{SU.MI}	MISO input data setup time ⁽¹⁾	VDDS = 3.3V	12.5			ns
t _{SU.MI}	MISO input data setup time	VDDS = 1.8V	23.5			ns
t _{HD.MI}	MISO input data hold time		0			ns
t _{VALID.M} O	MOSI output data valid time ⁽²⁾	SCLK edge to MOSI valid,CL = 20 pF (4)			13	ns
t _{HD.MO}	MOSI output data hold time ⁽³⁾	CL = 20 pF	0			ns

(1) The MISO input data setup time can be fully compensated when delayed sampling feature is enabled.


32 提交文档反馈

Copyright © 2024 Texas Instruments Incorporated



- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge.

7.18.4.3 SPI Master Mode Timing Diagrams



Master Mode, SPH = 0




图 7-1. SPI Master Mode Timing



7.18.4.4 SPI Slave Mode

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CS.LEAD}	CS lead-time, CS active to clock		1			SCLK
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			SCLK
t _{CS.ACC}	CS access time, CS active to MISO data out	VDDS = 3.3V			56	ns
t _{CS.ACC}	CS access time, CS active to MISO data out	VDDS = 1.8V			70	ns
t _{CS.DIS}	CS disable time, CS inactive to MISO high inpedance	VDDS = 3.3V			56	ns
t _{CS.DIS}	CS disable time, CS inactive to MISO high inpedance	VDDS = 1.8V			70	ns
t _{SU.SI}	MOSI input data setup time		30			ns
t _{HD.SI}	MOSI input data hold time		0			ns
t _{VALID.S} O	MISO output data valid time ⁽¹⁾	SCLK edge to MISO valid,C _L = 20 pF, 3.3V (4)			50	ns
t _{VALID.S} O	MISO output data valid time ⁽¹⁾	SCLK edge to MISO valid,C _L = 20 pF, 1.8V (4)			65	ns
t _{HD.SO}	MISO output data hold time ⁽²⁾	C _L = 20 pF	0			ns

(1) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.

(2) Specifies how long data on the output is valid after the output changing SCLK clock edge.



7.18.4.5 SPI Slave Mode Timing Diagrams




图 7-2. SPI Slave Mode Timing



7.18.5 UART

7.18.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

7.19 Peripheral Characteristics

7.19.1 ADC

7.19.1.1 Analog-to-Digital Converter (ADC) Characteristics

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ and voltage scaling enabled, unless otherwise noted.⁽¹⁾ Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Input voltage range		0	VDDS	V
	Resolution		12		Bits
	Sample Rate			200	ksps
	Offset	Internal 4.3V equivalent reference ⁽²⁾	- 0.24		LSB
	Gain error	Internal 4.3V equivalent reference ⁽²⁾	7.14		LSB
DNL ⁽³⁾	Differential nonlinearity		> - 1		LSB
NL	Integral nonlinearity		±4		LSB
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	9.8		
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone, DC/DC enabled	9.8		
		VDDS as reference, 200 kSamples/s, 9.6kHz input tone	10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300Hz input tone ⁽⁴⁾	11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300Hz input tone ⁽⁴⁾	11.6		
	Total harmonic distortion	Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	- 65		
THD		VDDS as reference, 200 kSamples/s, 9.6kHz input tone	- 70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	- 72		
	Signal-to-noise and distortion ratio	Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	60		
SINAD, SNDR		VDDS as reference, 200 kSamples/s, 9.6kHz input tone	63		dB
SNDR		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	68		
	Spurious-free dynamic range	Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	70		
SFDR		VDDS as reference, 200 kSamples/s, 9.6kHz input tone	73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	75		
	Conversion time	Serial conversion, time-to-output, 24MHz clock	50		Clock Cycles
	Current consumption	Internal 4.3V equivalent reference ⁽²⁾	0.42		mA
	Current consumption	VDDS as reference	0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3 ^{(2) (5)}		V



7.19.1.1 Analog-to-Digital Converter (ADC) Characteristics (续)

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$ and voltage scaling enabled, unless otherwise noted.⁽¹⁾

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3V) as follows: V_{ref} = 4.3V × 1408 / 4095	1.48		V	
Reference voltage	VDDS as reference, input voltage scaling enabled	age scaling enabled VDDS			V
Reference voltage	Reference voltage VDDS as reference, input voltage scaling disabled		VDDS / 2.82 ⁽⁵⁾		V
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		ΜΩ

(1) Using IEEE Std 1241-2010 for terminology and test methods.

(2) Input signal scaled down internally before conversion, as if voltage range was 0V to 4.3V.

(3) No missing codes.

(4) ADC_output = Σ (4ⁿ samples) >> n, n = desired extra bits.

(5) Applied voltage must be within Absolute Maximum Ratings at all times.



7.19.2 DAC

7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Senera	I Parameters						
	Resolution			8		Bits	
		Any load, any $V_{REF},$ pre-charge OFF, DAC charge-pump ON	1.8		3.8		
DDS	DS Supply voltage	External Load ⁽¹⁾ , any V_{REF} , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	V	
		Any load, V _{REF} = DCOUPL, pre-charge ON	2.6		3.8		
	Clock frequency	Buffer ON (recommended for external load)	16		250	k⊔-	
DAC	Clock frequency	Buffer OFF (internal load)	16		1000	kHz	
	Voltage output actiling time	V _{REF} = VDDS, buffer OFF, internal load		13		4 / 5	
	Voltage output settling time	V_{REF} = VDDS, buffer ON, external capacitive load = 20pF ⁽²⁾		13.8		1 / F _{DAC}	
	External capacitive load			20	200	pF	
	External resistive load		10			MΩ	
	Short circuit current				400	μA	
		VDDS = 3.8V, DAC charge-pump OFF		50.8			
		VDDS = 3.0V, DAC charge-pump ON		51.7			
	Max output impedance Vref =	VDDS = 3.0V, DAC charge-pump OFF		53.2			
MAX	VDDS, buffer ON, CLK	VDDS = 2.0 V, DAC charge-pump ON		48.7		kΩ	
	250kHz	VDDS = 2.0 V, DAC charge-pump OFF		70.2			
		VDDS = 1.8V, DAC charge-pump ON		46.3			
		VDDS = 1.8V, DAC charge-pump OFF		88.9			
nterna	I Load - Continuous Time Com	parator / Low Power Clocked Comparator					
	Differential nonlinearity	V_{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F_{DAC} = 250kHz		±1			
DNL	Differential nonlinearity	V_{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F_{DAC} = 16 kHz		±1.2		LSB ⁽³⁾	
		V _{REF} = VDDS = 3.8V		±0.64			
		V _{REF} = VDDS= 3.0V		±0.81			
	Offset error ⁽⁴⁾	V _{REF} = VDDS = 1.8V		±1.27		1.00(3)	
	Load = Continuous Time Comparator	V _{REF} = DCOUPL, pre-charge ON		±3.43		LSB ⁽³⁾	
		V _{REF} = DCOUPL, pre-charge OFF		±2.88			
		V _{REF} = ADCREF		±2.37			
		V _{REF} = VDDS= 3.8V		±0.78			
		V _{REF} = VDDS = 3.0V		±0.77			
	Offset error ⁽⁴⁾	V _{REF} = VDDS= 1.8V		±3.46		1.00(3)	
	Load = Low Power Clocked Comparator	V _{REF} = DCOUPL, pre-charge ON		±3.44		LSB ⁽³⁾	
		V _{REF} = DCOUPL, pre-charge OFF		±4.70			
		V _{REF} = ADCREF		±4.11			
		V _{REF} = VDDS = 3.8V		±1.53			
				14 74			
		V _{REF} = VDDS = 3.0V		±1.71			
	Max code output voltage variation ⁽⁴⁾	V _{REF} = VDDS = 3.0V V _{REF} = VDDS = 1.8V		±1.71 ±2.10			
	variation ⁽⁴⁾ Load = Continuous Time					LSB ⁽³⁾	
	variation ⁽⁴⁾	V _{REF} = VDDS= 1.8V		±2.10		LSB ⁽³⁾	



7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (续)

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
		V _{REF} = VDDS= 3.8V	±2.92		
	Max code output voltage	V _{REF} =VDDS= 3.0V	±3.06		
	variation ⁽⁴⁾	V _{REF} = VDDS= 1.8V	±3.91	LSB ⁽³⁾	
	Load = Low Power Clocked Comparator	V _{REF} = DCOUPL, pre-charge ON	±7.84	LOD	
		V _{REF} = DCOUPL, pre-charge OFF	±4.06		
		V _{REF} = ADCREF	±6.94		
		V _{REF} = VDDS = 3.8V, code 1	0.03		
		V _{REF} = VDDS = 3.8V, code 255	3.62		
		V _{REF} = VDDS= 3.0V, code 1	0.02		
		V _{REF} = VDDS= 3.0V, code 255	2.86		
		V _{REF} = VDDS= 1.8V, code 1	0.01		
	Output voltage range ⁽⁴⁾ Load = Continuous Time	V _{REF} = VDDS = 1.8V, code 255	1.71	V	
	Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01	v	
		V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21		
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27		
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46		
		V _{REF} = ADCREF, code 1	0.01		
		V _{REF} = ADCREF, code 255	1.41		
		V _{REF} = VDDS = 3.8V, code 1	0.03		
		V _{REF} = VDDS= 3.8V, code 255	3.61		
		V _{REF} = VDDS= 3.0V, code 1	0.02		
		V _{REF} = VDDS= 3.0V, code 255	2.85		
		V _{REF} = VDDS = 1.8V, code 1	0.01		
	Output voltage range ⁽⁴⁾	V _{REF} = VDDS = 1.8V, code 255	1.71		
	Load = Low Power Clocked Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01	V	
	Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21		
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27		
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46		
		V _{REF} = ADCREF, code 1	0.01		
		V _{REF} = ADCREF, code 255	1.41		
xtern	al Load (Keysight 34401A Mult				
		V_{REF} = VDDS, F _{DAC} = 250kHz	±1		
NL	Integral nonlinearity	V_{REF} = DCOUPL, F_{DAC} = 250kHz	±1	LSB ⁽³⁾	
	······	V_{REF} = ADCREF, F_{DAC} = 250kHz	±1		
NL	Differential nonlinearity	$V_{\text{REF}} = VDDS, F_{DAC} = 250\text{kHz}$		LSB ⁽³⁾	
	Differential Horiningarity	$V_{\text{REF}} = VDDS = 3.8V$	±0.20	LOD	
		$V_{\text{REF}} = VDDS = 3.0V$	±0.25		
		$V_{\text{REF}} = VDDS = 0.8V$ $V_{\text{REF}} = VDDS = 1.8V$	±0.25		
	Offset error	$V_{REF} = 0COUPL$, pre-charge ON	±1.55	LSB ⁽³⁾	
		V_{REF} = DCOUPL, pre-charge OFF	±1.30		
		V _{REF} = ADCREF V _{REF} = VDDS= 3.8V	±1.10 ±0.60		
			±0.55		
		$V_{\text{REF}} = VDDS = 3.0V$			
	Max code output voltage variation	V _{REF} = VDDS= 1.8V	±0.60	LSB ⁽³⁾	
		V _{REF} = DCOUPL, pre-charge ON	±3.45		
		V _{REF} = DCOUPL, pre-charge OFF	±2.10	_	



7.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (续)

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{REF} = VDDS = 3.8V, code 1		0.03		
	V _{REF} = VDDS = 3.8V, code 255		3.61		
	V _{REF} = VDDS = 3.0V, code 1		0.02		
	V _{REF} = VDDS= 3.0V, code 255		2.85		
	V _{REF} = VDDS= 1.8V, code 1		0.02		
Output voltage range Load = Low Power Clocked	V _{REF} = VDDS = 1.8V, code 255		1.71		v
Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1		0.02		v
	V _{REF} = DCOUPL, pre-charge OFF, code 255		1.20		
	V _{REF} = DCOUPL, pre-charge ON, code 1		1.27		
	V _{REF} = DCOUPL, pre-charge ON, code 255		2.46		
	V _{REF} = ADCREF, code 1		0.02		
	V _{REF} = ADCREF, code 255		1.42		

(1) Keysight 34401A Multimeter.

(2)

A load > 20pF increincreasesettling time. 1 LSB (V_{REF} 3.8V/3.0V/1.8V/DCOUPL/ADCREF) = 14.10mV/11.13mV/6.68mV/4.67mV/5.48mV. (3)

(4) Includes comparator offset.



7.19.3 Temperature and Battery Monitor

7.19.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40°C to 0°C		±5.0		°C
Accuracy	0°C to 105 °C		±3.5		°C
Supply voltage coefficient ⁽¹⁾			3.6		°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

7.19.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T_c = 25°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0V		22.5		mV
Offset error			-32		mV
Gain error			-1		%



7.19.4 Comparators

7.19.4.1 Low-Power Clocked Comparator

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		V _{DDS}	V
Clock frequency			SCLK_LF		
Internal reference voltage ⁽¹⁾	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255	().024 - 2.865		V
Offset	Measured at V_{DDS} / 2, includes error from internal DAC		±5		mV
Decision time	Step from - 50 mV to 50 mV		1		Clock Cycle

(1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See DAC Characteristics.

7.19.4.2 Continuous Time Comparator

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range ⁽¹⁾		0		V _{DDS}	V
Offset	Measured at V _{DDS} / 2		±5		mV
Decision time	Step from - 10mV to 10mV		0.78		μs
Current consumption	Internal reference		8.6		μA

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC.

7.19.5 Current Source

7.19.5.1 Programmable Current Source

 $T_c = 25^{\circ}C$, $V_{DDS} = 3.0V$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.25 - 20		μA
Resolution		0.25		μA



7.19.6 GPIO

7.19.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
T _A = 25°C, V _{DDS} = 1.8V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	1.56	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.24	V
GPIO VOH at 4mA load	IOCURR = 1	1.59	V
GPIO VOL at 4mA load	IOCURR = 1	0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.73	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.35	v
T _A = 25°C, V _{DDS} = 3.0V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	2.59	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.42	V
GPIO VOH at 4mA load	IOCURR = 1	2.63	V
GPIO VOL at 4mA load	IOCURR = 1	0.40	V
T _A = 25°C, V _{DDS} = 3.8V		L	
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.55	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.42	v
T _A = 25°C			
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V _{DDS}	v
VIL	Highest GPIO input voltage reliably interpreted as a Low	0.2*V _{DDS}	v



7.20 Typical Characteristics


All measurements in this section are done with $T_c = 25^{\circ}C$ and $V_{DDS} = 3.0V$, unless otherwise noted. See *Recommended Operating Conditions*, \ddagger 7.3, for device limits. Values exceeding these limits are for reference only.

7.20.1 MCU Current





7.20.2 RX Current





7.20.3 TX Current






表 7-1 and 表 7-2 for RGZ (7 × 7) package and 表 7-3 and 表 7-4 for RSK (8 × 8) package show typical TX current and output power for different output power settings.

	CC1354R10 RGZ at 868MHz, VDDS = 3.6V (Measured on CC1354R10EM-7X7-XD7793-XD24)						
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]				
0x13F	14	13.5	24.3				
0xB02B	12	12.0	17.2				
0x785E	11	11.0	15.1				
0x2E04	10	10.1	13.5				
0x70A4	9	9.0	12.6				
0x16A66	8	8.0	12.2				
0x14E5D	7	7.0	11.1				
0x14057	6	6.1	10.4				
0x5CE5	5	5.0	9.6				
0x158B3	4	4.0	9.9				
0x14EA9	3	3.0	9.1				
0x11C4A	2	2.1	8.2				
0x1329C	1	1.0	7.9				
0x12A98	0	0.1	7.5				
0x138F4	-1	-1.0	8.2				
0x132EB	-2	-2.0	7.6				
0x12AE4	-3	-3.0	7.1				
0x21CA8	-4	-4.0	7.2				
0x11CDA	-5	-5.0	6.3				
0x116D6	-6	-6.1	6.0				
0x20EF7	-7	-7.0	7.5				
0x20EEF	-8	-8.0	7.0				
0x20EE8	-9	-9.0	6.5				
0x300AB	-10	-9.9	6.8				
0x208DE	-11	-10.9	5.9				
0x208DA	-12	-12.0	5.7				
0x208D7	-13	-12.8	5.5				
0x308F0	-14	-14.0	6.8				
0x300EA	-15	-14.9	6.4				
0x300E4	-16	-16.1	6.1				
0x308E0	-17	-17.0	5.8				
0x300DC	-18	-18.0	5.6				
0x300D9	-19	-19.0	5.4				
0x300D6	-20	-20.0	5.2				

表 7-1. Typical TX Current and Output Power (868MHz, VDDS = 3.6V)



表 7-2. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V)

	CC1354R10 RGZ at 2.4GHz, VDDS = 3.0V (Measured on CC1354R10EM-7X7-XD7793-XD24)						
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]				
0x802B	5	4.3	9.2				
0x661E	4	3.1	8.4				
0x4E16	3	1.8	7.8				
0x4011	2	0.5	7.2				
0x2E5C	1	-1.5	6.6				
0x209C	0	-3.6	6.1				
0x2050	-3	-6.7	5.4				
0x184C	-5	-9.7	5.0				
0x184B	-6	-10.1	4.9				
0xE8B	-9	-14.0	4.6				
0x8CF	-10	-15.1	4.5				
0x8CC	-12	-17.9	4.3				
0x4C9	-15	-21.3	4.2				
0x884	-18	-24.0	4.0				
0x883	-20	-26.3	4.0				

表 7-3. Typical TX Current and Output Power (868MHz, VDDS = 3.6V)

CC1354R10 RSK at 868MHz, VDDS = 3.6V (Measured on LP-EM-CC1354P10-1)									
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]						
0x13F	14	13.5	25.2						
0xBE33	12	12.1	18.3						
0x945F	11	11.1	16.0						
0x3404	10	10.1	14.2						
0x78A3	9	9.2	13.5						
0x5499	8	8.2	12.3						
0x4693	7	7.3	11.4						
0x78EC	6	6.2	11.3						
0x62E3	5	5.2	10.3						
0x24E77	4	4.0	11.1						
0x24E6D	3	3.0	10.2						
0x24665	2	2.0	9.4						
0x2385F	1	1.0	8.8						
0x2325A	0	-0.0	8.2						
0x22A56	-1	-1.1	7.7						
0x22AB6	-2	-2.0	8.7						
0x22AAD	-3	-3.0	8.0						
0x224A6	-4	-4.0	7.5						
0x21CA1	-5	-4.9	7.1						
0x21C9C	-6	-6.0	6.7						
0x21CF6	-7	-6.9	7.9						
0x30EB8	-8	-8.0	8.0						
0x216E7	-9	-8.9	6.8						
0x216E1	-10	-10.0	6.4						
0x20EDD	-11	-10.8	6.1						



表 7-3. Typical TX Current and Output Power (868MHz, VDDS = 3.6V) (续)


	CC1354R10 RSK at 868MHz, VDDS = 3.6V (Measured on LP-EM-CC1354P10-1)										
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]								
0x20ED9	-12	-11.9	5.8								
0x20ED6	-13	-12.8	5.6								
0x308EF	-14	-13.9	7.1								
0x208D1	-15	-14.8	5.2								
0x208FC	-16	-15.8	5.0								
0x308DF	-17	-16.8	6.0								
0x308DB	-18	-17.9	5.7								
0x300D8	-19	-18.8	5.6								
0x300D5	-20	19.9	5.3								

表 7-4. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V)

	CC1354R10 RSK at 2.4GHz, VDDS = 3.0V (Measured on LP-EM-CC1354P10-1)									
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]							
0x003F	5	4.7	9.4							
0x8029	4	3.9	8.7							
0x5C1D	3	3.0	8.1							
0x4616	2	2.1	7.6							
0x3263	1	1.1	7.2							
0x2A5E	0	0.2	6.9							
0x1CE6	-3	-2.8	6.1							
0x1695	-5	-4.6	5.6							
0x1693	-6	-5.6	5.4							
0x0E8E	-9	-8.6	5.0							
0x00D2	-10	-9.9	4.9							
0x088A	-12	-12.0	4.6							
0x08CC	-15	-14.6	4.4							
0x00C9	-18	-17.6	4.3							
0x00C7	-20	-20.2	4.1							




7.20.4 RX Performance






CC1354R10 ZHCSSJ4B - DECEMBER 2022 - REVISED APRIL 2024






7.20.5 TX Performance



Copyright © 2024 Texas Instruments Incorporated




CC1354R10 ZHCSSJ4B - DECEMBER 2022 - REVISED APRIL 2024





7.20.6 ADC Performance





8 Detailed Description

8.1 Overview

CC1354R10 方框图 shows the core modules of the CC1354R10 device.

Throughout this section, see the Technical Reference Manual listed in Section 11.2 for more details.

8.2 System CPU

The CC1354R10 SimpleLink[™] Wireless MCU contains an Arm[®] Cortex[®]-M33 system CPU with TrustZone[®], which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low power consumption while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv8-M architecture with TrustZone[®] security extension optimized for small-footprint embedded applications
- Arm Thumb[®]-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- 8 regions of non-secure memory-protected regions
- 8 regions of secure memory-protected regions
- 4 regions of Security Attribute Unit (SAU)
- Single-cycle multiply instruction and hardware divide
- · Digital signal processing (DSP) extension
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Full debug with data matching for watchpoint generation
 - Data Watchpoint and Trace Unit (DWT)
 - JTAG Debug Access Port (DAP)
 - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
 - Instrumentation Trace Macrocell Unit (ITM)
 - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8kB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48MHz operation



8.3 Radio (RF Core)

The RF Core is a highly flexible and future-proof radio module that contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high-level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

Dual-band and multiprotocol solutions are enabled through time-sliced access to the radio, handled transparently for the application through the TI-provided RF driver and dual-mode manager.

The various physical layer radio formats are partly built as a software-defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in the form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

备注

Not all combinations of features, frequencies, data rates, and modulation formats described in this chapter are supported. Over time, TI can enable new physical radio formats (PHYs) for the device and provides performance numbers for selected PHYs in the data sheet. Supported radio formats for a specific device, including optimized settings to use with the TI RF driver, are included in the SmartRF Studio tool with performance numbers of selected formats found in $\ddagger 7$.



8.3.1 Proprietary Radio Formats

The CC1354R10 radio can support a wide range of physical radio formats through a set of hardware peripherals combined with firmware available in the device ROM, covering various customer needs for optimizing parameters such as speed or sensitivity. This allows great flexibility in tuning the radio both to work with legacy protocols as well as customizing the behavior for specific application needs.

8-1 gives a simplified overview of features of the various radio formats available in ROM. Other radio formats may be available in the form of radio firmware patches or programs through the software development kit (SDK) and may combine features in a different manner, as well as add other features.

Feature	Main 2-(G)FSK Mode	High Data Rates	Low Data Rates	SimpleLink™ Long Range				
Programmable preamble, sync word and CRC	Yes	Yes	Yes	No				
Programmable receive bandwidth	Yes	Yes	Yes (down to 4 kHz)	Yes				
Data / Symbol rate ⁽³⁾	20 to 1000kbps	≪ 2 Msps	≤ 100 ksps	\leqslant 20 ksps				
Modulation format	2-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK				
Dual Sync Word	Yes	Yes	No	No				
Carrier Sense ⁽¹⁾ ⁽²⁾	Yes	No	No	No				
Preamble Detection ⁽²⁾	Yes	Yes	Yes	No				
Data Whitening	Yes	Yes	Yes	Yes				
Digital RSSI	Yes	Yes	Yes	Yes				
CRC filtering	Yes	Yes	Yes	Yes				
Direct-sequence spread spectrum (DSSS)	No	No	No	1:2 1:4 1:8				
Forward error correction (FEC)	No	No	No	Yes				
Link Quality Indicator (LQI)	Yes	Yes	Yes	Yes				

(1) Carrier Sense can be used to implement HW-controlled listen-before-talk (LBT) and Clear Channel Assessment (CCA) for compliance with such requirements in regulatory standards. This is available through the CMD_PROP_CS radio API.

(2) Carrier Sense and Preamble Detection can be used to implement sniff modes where the radio is duty-cycled to save power.

(3) Data rates are only indicative. Data rates outside this range may also be supported. For some specific combinations of settings, a smaller range might be supported.

8.3.2 Bluetooth 5.3 Low Energy

The RF Core offers full support for Bluetooth 5.3 Low Energy, including the high-speed 2Mbps physical layer and the 500kbps and 125kbps long-range PHYs (coded PHY) through the TI-provided Bluetooth 5.3 stack or a high-level Bluetooth API. The Bluetooth 5.3 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.3 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2Mbps, enabling the development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.3 enables fast, reliable firmware updates.



8.3.3 802.15.4 Thread, Zigbee, and 6LoWPAN

Through a dedicated IEEE radio API, the RF Core supports the 2.4GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.



8.4 Memory

1024kB nonvolatile (Flash) memory provides storage for code and data in two banks. The flash memory is insystem programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI-provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI-provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to eight 32kB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. Parity can be disabled for an additional 32kB that can be allocated for general-purpose SRAM. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8kB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4kB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data, and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which free up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for the initial programming of the device.

8.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user-programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than the static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- Flexibility—Data can be read and processed in unlimited manners while still ensuring ultra-low power.
- 2MHz low-power mode enables the lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- · 40-bit accumulator supporting multiplication, addition, and shift
- · Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I²C (UART and I²C are bit-banged)
- Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

Copyright © 2024 Texas Instruments Incorporated



- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive sensing.
- The ADC is a 12-bit 200ksps ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs.
- Dedicated SPI master with up to 6MHz clock speed.

The peripherals in the Sensor Controller can also be controlled from the main application processor.

8.6 Cryptography

The CC1354R10 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the software development kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- **True Random Number Generator (TRNG)** module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512.
- Advanced Encryption Standard (AES) with 128-bit, 192-bit, and 256-bit key lengths.
- **Public Key Accelerator**—Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

Key Agreement Schemes

- Elliptic Curve Diffie Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

Signature Processing

- Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Edwards-curve Digital Signature Algorithm (EdDSA)

Curve Support

- Short Weierstrass form, such as:
 - NIST-P224 (secp224r1), NIST-P256 (secp256r1), NIST-P384 (secp384r1), NIST-P521 (secp521r1)
 - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
- Montgomery form, such as:
 - Curve25519
- Twisted Edwards form, such as:

• Ed25519

- Message Authentication Codes
 - AEC CBC-MAC
 - AES CMAC



- HMAC with SHA224, SHA256, SHA384, and SHA512

Block cipher mode of operation

- AES CCM and AES CCM-Star
- AES GCM
- AES ECB
- AES CBC
- AES CTR
- Hash Algorithm
 - SHA224
 - SHA256
 - SHA384
 - SHA512

• True random number generation

Other capabilities, such as RSA encryption and signatures (using keys as large as 2048 bits) as well as other ECC curves such as Curve1174, can be implemented using the provided public key accelerator but are not part of the TI SimpleLink SDK for the CC1354R10 device.

8.7 Timers

A large selection of timers are available as part of the CC1354R10 device. These timers are:

• Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32kHz low-frequency system clock (SCLK_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low-frequency system clock. If an external LF clock with a frequency different from 32.768kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real-time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

• General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4 × 32-bit timers or 8 × 16-bit timers, all running on up to 48MHz. Each of the 16- or 32-bit timers supports a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges, and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA, and ADC. The GPTIMERs are available in Active and Idle power modes.

Sensor Controller Timers

The Sensor Controller contains three timers:

The Sensor Controller contains three timers: AUX Timers 0 and 1 are 16-bit timers with a 2^N prescaler. Timers can either increment on a clock or each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24MHz, 2MHz, or 32kHz independent of the Sensor Controller functionality. There are four capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

Radio Timer

Copyright © 2024 Texas Instruments Incorporated



A multichannel 32-bit timer running at 4MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48MHz high-frequency crystal is the source of SCLK_HF.

Watchdog Timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt and reset the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5MHz clock rate and cannot be stopped once enabled. The watchdog timer continues to run in Standby power mode but pauses when a debugger halts the device.

• Always On Watchdog Timer (AON_WDT)

The Always On Watchdog Timer is used during standby to regain control when the system has failed due to a software error or failure of an external device to respond in the expected way. It generates a reset when its configured time-out counter reaches zero and cannot be stopped once started, unless by asserting a device reset. The Always-on watchdog timer runs in Standby power mode and may pause when a debugger halts the device.



8.8 Serial Peripherals and I/O

The SPI interface provides a standardized synchronous serial interface to communicate with devices compatible with SPI (3 and 4 wire), MICROWIRE and TI Synchronous Serial Format. The SPIs support master/slave operation up to 12MHz, programmable clock bit rate with prescaler, as well as configurable phase and polarity.

The UART interface implements universal asynchronous receiver and transmitter functions. The UART supports flexible baud-rate generation up to a maximum of 3Mbps with FIFO, multiple data sizes, stop, and parity bits as well as hardware handshake.

The I²S interface provides a standardized interface to exchange digital audio with devices compatible with this standard, including ADCs, DACs, and CODECs. The I²S can also receive pulse-density modulation (PDM) data from devices such as digital microphones and perform conversion to PCM data.

The I²C interface enables low-speed serial communications with devices compatible with the I²C standard. The I²C interface can handle both standard (100kHz) and fast (400kHz) speeds, as well as four modes of operation: master transmit/receive and slave transmit/receive.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in $\ddagger 6$. All digital peripherals can be connected to any digital pin on the device.

8.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC1354R10 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage goes outside defined windows. These events can also be used to wake up the device from Standby mode through the always-on (AON) event fabric.

8.10 µDMA

The device includes a direct memory access (μ DMA) controller. The μ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform a transfer between memory and peripherals. The μ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8 bits, 16 bits, and 32 bits
- Ping-pong mode for continuous streaming of data

8.11 Debug

The debug subsystem implements two IEEE standards for debug and test purposes:

IEEE 1149.7 Class 4: Reduced-pin and Enhanced-functionality Test Access Port and Boundary-scan Architecture. This is known by the acronym cJTAG (compact JTAG) and this device uses only two pins to communicate with the target: TMS (JTAG_TMSC) and TCK (JTAG_TCKC). This is the default mode of operation.

Copyright © 2024 Texas Instruments Incorporated



IEEE standard 1149.1: Test Access Port and Boundary Scan Architecture Test Access Port (TAP). This standard is known by the acronym JTAG and this device uses four pins to communicate with the target: TMS (JTAG_TMSC), TCK (JTAG_TCKC), TDI (JTAG_TDI), and TDO (JTAG_TDO).

The debug subsystem also implements a user-configurable firewall to control unauthorized access to debug/test ports.

Also featured is **EnergyTrace/EnergyTrace++**. This technology implements an improved method for measuring MCU current consumption, which features a very high dynamic range (from sub-µA to hundreds of mA), high sample rate (up to 256 kSamples/s), and the ability to track the CPU and peripheral power states.

Two modes of operation can be configured. **EnergyTrace** measures the overall MCU current consumption and allows maximum accuracy and speed to track ultra-low-power states as well as the fast power transitions during radio transmission and reception. **EnergyTrace++** tracks the various power states of both the CPU and its Peripherals as well as the system clocks, allowing close monitoring of the overall device activity.

8.12 Power Management

To minimize power consumption, the CC1354R10 supports a number of power modes and power management features (see $\frac{1}{8}$ 8-2).

MODE	SOFTWARE CONFIGURABLE POWER MODES							
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD			
CPU	Active	Off	Off	Off	Off			
Flash	On	Available	Off	Off	Off			
SRAM	On	On	Retention	Off	Off			
Supply System	On	On	Duty Cycled	Off	Off			
Register and CPU retention	Full	Full	Partial	No	No			
SRAM retention	Full	Full	Full	No	No			
48MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off			
2MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off			
32kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off			
Peripherals	Available	Available	Off	Off	Off			
Sensor Controller	Available	Available	Available	Off	Off			
Wake-up on RTC	Available	Available	Available	Off	Off			
Wake-up on pin edge	Available	Available	Available	Available	Off			
Wake-up on reset pin	On	On	On	On	On			
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off			
Power-on reset (POR)	On	On	On	Off	Off			
Watchdog timer (WDT)	Available	Available	Paused	Off	Off			
Always-on Watchdog timer (AON_WDT)	Available	Available	Available	Off	Off			

表 8-2. Power Modes

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see $\frac{1}{8}$ 8-2).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example, to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

备注

The power, RF, and clock management for the CC1354R10 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC1354R10 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples is offered free of charge in the source code.

8.13 Clock Systems

The CC1354R10 device has several internal system clocks.

The 48MHz SCLK_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48MHz RC Oscillator (RCOSC_HF) or an external 48MHz crystal (XOSC_HF). Radio operation requires an external 48MHz crystal.

SCLK_MF is an internal 2MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK_MF clock is always driven by the internal 2MHz RC oscillator (RCOSC_MF).

SCLK_LF is the 32.768kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK_LF can be driven by the internal 32.8kHz RC Oscillator (RCOSC_LF), a 32.768kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32kHz SCLK_LF signal to other devices, thereby reducing the overall system cost.

8.14 Network Processor

Depending on the product configuration, the CC1354R10 device can function as a wireless network processor (WNP), a device running the wireless protocol stack with the application running on a separate host MCU, or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.



9 Application, Implementation, and Layout

备注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC1354R10 device.

Special attention must be paid to RF component placement, decoupling capacitors, and DC/DC regulator components, as well as ground connections for all of these.

CC1352REM-XD7793-XD24 Design Files	The CC1352REM-XD7793-XD24 reference design provides schematic, layout, and production files for the characterization board used for deriving the performance number found in this document.
LP-EM-CC1354P10-1 Design Files	Detailed schematics and layouts for the multiband CC1354P10 LaunchPad evaluation board featuring 868/915MHz RF matching on the 20dBm PA output and up to 5dBm TX power at 2.4GHz.
LP-EM-CC1354P10-6 Design Files	Detailed schematics and layouts for the multiband CC1354P10 LaunchPad evaluation board featuring 2.4GHz RF matching optimized for 10dBm operation on the 20dBm PA output and up to 13dBm TX power at 433MHz.
Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag	 The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169MHz to 2.4GHz, including: PCB antennas Helical antennas Chip antennas Dual-band antennas for 868MHz and 915MHz combined with 2.4GHz
	The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.



9.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_J = \psi_{\rm JT} \times P + T_{\rm case} \tag{1}$$

2. From board temperature:

$$T_J = \psi_{\rm JB} \times P + T_{\rm board} \tag{2}$$

3. From ambient temperature:

$$T_J = R_{\theta JA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in \ddagger 7.8.

$$T_J = 23.4^{\circ C} /_W \times 51.8 mW + T_A = 1.2^{\circ C} + T_A$$
 (4)

For various application use cases, current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, and so on. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in Measuring CC13xx and CC26xx current consumption.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

10.1 Tools and Software

The CC1354R10 device is supported by a variety of software and hardware development tools.

Development Kit

CC1354P10-1 LaunchPad[™] Development Kit Development Kit The CC1354P10-1 LaunchPad[™] Development Kit enables the development of highperformance wireless applications in the 863MHz to 930MHz and 2.4GHz frequency bands that benefit from low-power operation. The kit features the CC1354P10 multiband and multiprotocol SimpleLink[™] Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, displays, and more.

The RF configuration of the LaunchPad enables up to +20dBm output power for 863MHz to 930MHz and +5dBm output power for 2.4GHz.

CC1354P10-6 LaunchPad[™] Development Kit Development Kit The CC1354P10-6 LaunchPad[™] Development Kit enables the development of highperformance wireless applications in the 863MHz to 930MHz and 2.4GHz frequency bands that benefit from low-power operation. The kit features the CC1354P10 multiband and multiprotocol SimpleLink[™] Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, displays, and more. The built-in EnergyTrace[™] software is an energy-based code analysis tool that measures and displays the application' s energy profile and helps to optimize it for ultra-low power consumption.

The RF configuration of the LaunchPad enables up to +14dBm output power for 863MHz to 930MHz and +20dBm output power for 2.4GHz.

- LP-XDS110 LaunchPad[™] Debug Probe The LP-XDS110 LaunchPad[™] Debug Probe enables the development of highperformance wireless applications in the entire family of LP-EM LaunchPad[™] development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. It also features an Arm[®] 10-pin Debug connector to perform debugging on any custom board.
- LP-XDS110ET LaunchPad[™] Debug Probe The LP-XDS110ET LaunchPad[™] Debug Probe enables the development of highperformance wireless applications in the entire family of LP-EM LaunchPad[™] development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. In addition, it also features an Arm[®] 10-pin Debug connector to perform debugging on any custom board. This Debug Probe also features the XDS110 EnergyTrace[™] technology, which is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.
- TMDSEMU110-U Debug Probe The TMDSEMU110-U Debug Probe enables the development of high-performance wireless applications in the entire family of SimpleLink[™] LaunchPad[™] development boards. Featuring a convenient enclosure, which grants the proper mechanical robustness for field and production environments, it supports not only multiple standards such as JTAG/ cJTAG/SWD but also a UART backchannel and four GPIOs for maximum debugging flexibility. In addition, the expansion connector allows using the TMDSEMU110-ETH add-on (sold separately), which adds the full-featured XDS110 EnergyTrace[™] technology with



variable supply voltage from 1.8V to 3.6V and up to 800mA of supply current. The XDS110 EnergyTrace[™] technology is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

Software

SimpleLink™ LOWPOWER F2 SDK

The SimpleLink[™] LOWPOWER F2 Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC1354R10 device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.3
- Thread (based on OpenThread)
- TI Z-Stack (Zigbee 3.0)
- TI 15.4-Stack—an IEEE 802.15.4-based star networking solution for Sub-1GHz and 2.4GHz
- EasyLink a large set of building blocks for building proprietary RF software stacks
- Multiprotocol support—concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)
- TI Wi-SUN FAN Stack
- Matter

The SimpleLink[™] LOWPOWER F2 SDK is part of TI's SimpleLink[™] MCU platform, offering a single development environment that delivers flexible hardware, software, and tool options for customers developing wired and wireless applications. For more information about the SimpleLink[™] MCU Platform, visit ti.com/simplelink.

Development Tools

Code Composer Studio™ Integrated Development Environment (IDE)	Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse [®] software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.
	CCS has support for all SimpleLink [™] Wireless MCUs and includes support for EnergyTrace [™] software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink [™] SDK.
	Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.
Code Composer Studio™ Cloud IDE	Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit, and build CCS and Energia™ projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values, is now supported with CCS Cloud.
IAR Embedded Workbench [®] for Arm [®]	IAR Embedded Workbench [®] is a set of development tools for building and debugging embedded system applications using Assembler, C, and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink [™] Wireless MCUs. It offers broad debugger support,



including XDS110, IAR I-jet[™], and Segger J-Link[™]. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink[™] SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink[™] SDK.

A 30-day evaluation or a 32kB size-limited version is available through iar.com.

SmartRF[™] Studio 7 is a Windows[®] application that can be used to evaluate and configure SimpleLink[™] Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for the generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests—send and receive packets between nodes
- Antenna and radiation tests—set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink[™] SDK RF driver
- · Custom GPIO configuration for signaling and control of external switches

Sensor Controller Studio Studi

- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

UniFlash UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. UniFlash is available free of charge.

10.1.1 SimpleLink™ Microcontroller Platform

The SimpleLink[™] microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm[®] MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink[™] software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

10.2 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC1354R10. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

TI Resource Explorer

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.



Errata

CC1354R10 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

Application Reports

All application reports for the CC1354R10 device are found on the device product folder at: ti.com/product/ CC1354R10/technicaldocuments.

Technical Reference Manual (TRM)

CC13x4, CC26x4 SimpleLink[™] Wireless MCU Technical Reference Manual The TRM provides detailed descriptions of all modules and peripherals available in the device family.

10.3 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

10.4 Trademarks

SimpleLink[™], LaunchPad[™], EnergyTrace[™], Code Composer Studio[™], and TI E2E[™] are trademarks of Texas Instruments.

I-jet[™] is a trademark of IAR Systems AB.

J-Link[™] is a trademark of SEGGER Microcontroller Systeme GmbH.

TrustZone[®], Arm[®], and Cortex[®] are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark[®] is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Arm Thumb® are registered trademarks of Arm Limited (or its subsidiaries).

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

蓝牙[®] is a registered trademark of Bluetooth SIG Inc.

Zigbee[®] is a registered trademark of Zigbee Alliance Inc.

is a registered trademark of Arm Limited.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



11 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from June 20, 2023 to April 30, 2024 (from Revision A (June 2023) to Revision B (April 2024))

(A	pril 2024)) Page
•	删除了 RSK 封装的初步信息的脚注1
•	Updated Device Comparison table
•	Updated Sensor controller power consumption in [†] 7.5, <i>Power Consumption - Power Modes</i>
•	Updated Flash specifications in ^{††} 7.7, Nonvolatile (Flash) Memory Characteristics
•	Removed redundant blocking and selectivity rows in both Generic OOK (16.384kbps, OOK w / Manchester
	encoding, 100kHz RX BW) and 802.15.4, 50kbps, ±25kHz Deviation, 2-GFSK, 100kHz RX BW (Legacy) of 7.10, 861MHz to 1054MHz - Receive (RX)
•	Fixed typo in test conditions for Symbol Rate Tolerance in both 802.15.4-2020, 10kbps, 2-FSK, 26kHz RX BW, Mode #1a and 802.15.4-2020, 20kbps, 2-FSK, 52 kHz RX BW, Mode #1b of 节 7.10, 861MHz to
	1054MHz - Receive (RX)
•	Fixed typo in test conditions for Frequency Error Tolerance (ppm) in 802.15.4, 50kbps, ±25kHz Deviation, 2-
	GFSK, 100kHz RX BW (Legacy) of 节 7.10, 861MHz to 1054MHz - Receive (RX)
•	Merged parameter cells for Blocking -10MHz in <i>WB-DSSS, 240/120/60/30kbps (480 ksym/s, 2-GFSK,</i> ±195kHz Deviation, FEC (Half Rate), DSSS = 1/2/4/8, 622 kHz RX BW) of † 7.10, 861MHz to 1054MHz - Receive (RX)
•	Fixed incorrectly merged rows of test conditions for both Blocking +5% Fc. and Image rejection parameters in 802.15.4-2020, 10kbps, ±5kHz deviation, 2-FSK, 26kHz RX BW, Mode #1a of 节 7.10, 861MHz to 1054MHz - Receive (RX)
•	Updated test conditions for Frequency Error Tolerance in section SimpleLink™ Long Range 2.5/5kbps (20 ksps), ±5kHz Deviation, 2-GFSK, 34 kHz RX Bandwidth, FEC = 1:2, DSSS = 1:4/1:2 of † 7.10, 861MHz to 1054MHz - Receive (RX)
•	Removed redundant Image Rejection row in 802.15.4, 50kbps, ±25kHz Deviation, 2-GFSK, 100kHz RX BW (Legacy) of † 7.10, 861MHz to 1054MHz - Receive (RX)
•	Updated graphs and tables on Typical characteristics
•	Added EnergyTrace information to $\ddagger 8.11$, <i>Debug</i>



12 Mechanical, Packaging, and Orderable Information

12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XCC1354R106T0RGZ	ACTIVE	VQFN	RGZ	48	4000	TBD	Call TI	Call TI	-40 to 105		Samples
XCC1354R106T0RSK	ACTIVE	VQFN	RSK	64	4000	TBD	Call TI	Call TI	-40 to 105		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

25-Apr-2024

RGZ 48

7 x 7, 0.5 mm pitch

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. A.

- This drawing is subject to change without notice. Β.
- C.
- QFN (Quad Flatpack No-Lead) Package configuration. The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司