

BQ25306 独立型 17V、 3.0A、 1-2 节 降压电池充电器

1 特性

- 独立充电器且易于配置
- 高效 1.2MHz 同步开关模式降压充电器
 - 1 节电池 5V 输入、2A 电流时的充电效率为 92.5%
 - 1 节电池 9V 输入、2A 电流时的充电效率为
 - 2 节电池 12V 输入、2A 电流时的充电效率为 95%
- 单个输入,支持 USB 输入和高电压适配器
 - 支持 4.1V 至 17V 输入电压范围,绝对最大输入 电压额定值为 28V
 - 输入电压动态电源管理 (VINDPM) 跟踪电池电压
- 高度集成
 - 集成反向阻断和同步开关 MOSFET
 - 内部输入和充电电流感应
 - 内部环路补偿
 - 集成式自举二极管
- 3.4V 至 9.0V 可编程充电电压
- 3.0A 最大快速充电电流
- 4.5V V_{BAT} 下的 200nA 低电池泄漏电流
- IC 禁用模式下的 4.25 μ A VBUS 电源电流
- 120°C 时充电电流热调节
- 预充电电流:快速充电电流的 10%
- 终止电流:快速充电电流的 10%
- 充电精度
 - 充电电压调节范围为 ±0.5%
 - 充电电流调节范围为 ±10%

安全

- 热调节和热关断
- 输入欠压锁定 (UVLO) 和过压保护 (OVP)
- 电池过充保护
- 预充电和快速充电安全计时器
- 如果电池反馈引脚 FB 开路或短路,则充电被禁
- 冷/热电池温度保护
- 关于 STAT 引脚的故障报告
- 采用 WQFN 3x3-16 封装

2 应用

- 无线扬声器
- 游戏
- 底座充电器
- 医疗


3 说明

BQ25306 是一款高度集成的独立型开关模式电池充电 器,适用于1节和2节锂离子、锂聚合物和磷酸铁锂 电池。BQ25306 支持 4.1V 至 17V 输入电压和 3A 快 速充电电流。该器件的集成式电流检测拓扑可实现高充 电效率和低 BOM 成本。此器件具有出色的 200nA 低 静态电流,可节省电池电量并更大限度地延长便携式设 备的存放时间。BQ25306 采用 3x3 WQFN 封装,适用 于2层布局和空间有限的应用。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸 (标称值)
BQ25306	WQFN (16)	3.00mm x 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版应用



Table of Contents

1 特性	1	9.4 Device Functional Modes	20
2 应用		10 Application and Implementation	
- ፫/, i 3 说明		10.1 Application Information	<mark>2</mark> 1
4 Revision History		10.2 Typical Applications	
5 说明(续)		11 Power Supply Recommendations	29
6 Device Comparison Table		12 Layout	
7 Pin Configuration and Functions		12.1 Layout Guidelines	30
8 Specifications		12.2 Layout Example	30
8.1 Absolute Maximum Ratings		13 Device and Documentation Support	32
8.2 ESD Ratings		13.1 Device Support	32
8.3 Recommended Operating Conditions		13.2 Documentation Support	32
8.4 Thermal Information		13.3 接收文档更新通知	32
8.5 Electrical Characteristics		13.4 支持资源	
8.6 Timing Requirements		13.5 Trademarks	
8.7 Typical Characteristics		13.6 静电放电警告	32
9 Detailed Description		13.7 术语表	32
9.1 Overview		14 Mechanical, Packaging, and Orderable	
9.2 Functional Block Diagram		Information	33
9.3 Feature Description			
·			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	han	iges from Re	evision *	(March 202	0) to Revision A (November 2020)	Page
•	将	"预告信息"	更改为	"量产数据"		1



5 说明(续)

BQ25306 支持 4V 至 17V 输入电压,可通过电阻分压器编程为单节电池或双节串联电池充电,充电电压范围为 3.4V 至 9.0V。 BQ25306 为单节 (1S) 电池或双节串联 (2S) 电池提供高达 3A 的连续充电电流。该器件可为便携 式设备进行快速充电。其输入电压调节功能可从输入源向电池提供最大充电功率。该解决方案与输入反向阻断 FET (RBFET,Q1)、高侧开关 FET (HSFET,Q2)和低侧开关 FET (LSFET,Q3)高度集成。

BQ25306 具有无损集成式电流检测功能,可通过尽可能地减少元件数量来降低功率损耗和 BOM 成本。它还集成了自举二极管以进行高侧栅极驱动和电池温度监控,从而简化系统设计。此器件无需主机控制即可启动并完成一个充电周期。BQ25306 充电电压和充电电流可通过外部电阻设定。BQ25306 充电电压由一个外部电阻分压器进行编程,它分三个阶段为电池充电:预调节、恒定电流和恒定电压。在充电周期结束时,如果充电电流低于终止电流阈值并且电池电压高于再充电阈值,则充电器自动终止。当电池电压下降到低于再充电阈值时,充电器将自动启动另一个充电周期。充电器为电池充电和系统操作提供各种安全特性,包括基于负温度系数 (NTC) 热敏电阻的电池温度监控、充电安全计时器、输入过压和过流保护,以及电池过压保护。还内置了引脚开路和短路保护功能,可防止电池电压反馈引脚 FB 或反馈电阻意外开路或短路。热调节功能可调节充电电流,从而在高功率运行或高环境温度条件下限制内核温度。

STAT 引脚输出报告充电状态和故障状况。当移除输入电压时,此器件以极低的电池到充电器器件漏电流自动进入高阻态模式。BQ25306 采用 3mm x 3mm 薄型 WQFN 封装。



6 Device Comparison Table

	BQ25302	BQ25306
Battery Cells in Series	1 cell	1-2 cell
Input Voltage	4.1V to 6.2V	4.1V - 17V
Charge Voltage	4.1V, 4.35V, 4.4V, 4.2V	Programmable from 3.4V to 9.0V
Maximum Fast Charge Current	2.0A	3.0A
Battery Temperature Protection (JEITA or Cold/Hot)	Cold/Hot	Cold/Hot



7 Pin Configuration and Functions




图 7-1. RTE Package 16-Pin WQFN Top View

表 7-1. Pin Functions

	PIN	I/O ⁽¹⁾	DESCRIPTION		
NAME NO.		1/0(-/	DESCRIPTION		
VBUS	1	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.		
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10 μ F on PMID to GND and place it as close as possible to IC.		
SW	13,14	Р	Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the $0.047~\mu$ F bootstrap capacitor from SW to BTST.		
BTST	15	Р	High-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap diode. Connect the 0.047 µ F bootstrap capacitor from SW to BTST.		
GND	11,12	Р	und. Connected directly to thermal pad on the top layer. A single point connection is recommended ween power ground and analog ground near the IC GND pins.		
REGN	2	Р	.cow-side FET driver positive supply output. Connect a 2.2 μ F ceramic capacitor from REGN to GNE capacitor should be placed close to the IC.		
BAT	10	Al	Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.		
TS	7	AI	Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10-k Ω resistor from REGN to TS and a 10-k Ω resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.		
ICHG	4	Al	Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = $K_{\rm ICHG}$ / $K_{\rm ICHG}$ ($K_{\rm ICHG}$ = 40,000). No capacitor is allowed to connect at this pin. When ICHG pin is pulled to ground or left open, the charger stop switching and STAT pin starts blinking.		
			Charge status indication output. This pin is open drain output. Connect this pin to REGN via a current limiting resistor and LED. The STAT pin indicates charger status as: • Charge in progress: STAT pin is pulled LOW		
STAT	3 AO 5 . 5		Charge in progress. STAT piths pulled LOW Charge completed, charge disabled by EN: STAT pin is OPEN		
			Fault conditions: STAT pin blinks.		



表 7-1. Pin Functions (continued)

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.	1/0(-/	DESCRIPTION
FB	9	Al	Battery voltage feedback input. Connect this pin to resistor divider's middle point to program battery charge voltage. When this pin is shorted to GND or open by fault, the converter stop switching and STAT pin blinks. The resistor divider consists of a resistor R1 from battery positive terminal to FB pin and a resistor R2 from FB pin to FB_GND. The recommended resistance value of R2 is $200k\Omega$ or lower. The battery charge voltage is programmed as VBATREG = 1.1 (1 + R1/R2). The voltage regulation loop is internally compensated and a 470pF feedforward capacitor is recommended to connect from battery to FB pin.
FB_GND	8	Al	Battery voltage feedback ground input. Connect the feedback resistor divider's low side resister to this pin. The input of this pin is in high impedance when adaptor is unplugged or the charger is disabled by $\overline{\text{EN}}$ pin.
POL	5	Al	EN pin polority selection. Keep this pin floating for standalone charger.
EN	6	AI	Device sisable input. With POL pin floating, the device is enabled with $\overline{\text{EN}}$ pin floating or pulled low, and the device is disabled if $\overline{\text{EN}}$ pin is pulled high. With POL pin grounded, the device is enabled with $\overline{\text{EN}}$ pin pulled high, and the device is disabled with $\overline{\text{EN}}$ pin pulled low or floating.
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to thermal pad through vias under thermal pad.

⁽¹⁾ Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

PA	RAMETER	MIN	MAX	UNIT
	VBUS (converter not switching)	- 2	28	V
	PMID(converter not switching)	- 0.3	28	V
	sw	- 2 ⁽²⁾	20	V
	BTST	- 0.3	25.5	V
	STAT	- 0.3	5.5	V
Valtage Dange (with respect to CND)	BAT	- 0.3	11	V
Voltage Range (with respect to GND)	BTST to SW	- 0.3	5.5	
	ICHG	- 0.3	5.5	V
	REGN	- 0.3	5.5	V
	POL	- 0.3	5.5	V
	/EN	- 0.3	5.5	V
	TS	- 0.3	5.5	V
Voltage Range (with respect to GND)	FB	- 0.3	11	V
voltage Range (with respect to GND)	FB_GND	- 0.3	11	V
Output Sink Current	STAT		6	mA
Output Ollik Gullelit	REGN		20	mA
Junction temperature	T _J	- 40	150	°C
Storage temperature	T _{stg}	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

V _(ESD) E	Floatrostatia diagharga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V _{VBUS}	Input voltage	4.1		17	V
V _{BAT}	Battery voltage	3.4	-	9	V
I _{VBUS}	Input current			3	Α
I _{SW}	Output current (SW)			3	Α
T _A	Ambient temperature	- 40		85	°C
L	Recommended inductance at V _{VBUS_MAX} < 6.2V		1.0		μΗ
L	Recommended inductance at V _{VBUS_MAX} > 6.2V		2.2		μΗ

^{(2) -3}V for 10ns transient

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
C _{VBUS}	Recommended capacitance at VBUS		2.2		μF
C _{PMID}	Recommended capacitance at PMID		10		μF
C _{BAT}	Recommended capacitance at BAT		10		μF

8.4 Thermal Information

		BQ2530x	
	THERMAL METRIC(1)	RTE	UNIT
		16-PINS	
R ₀ JA	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	45.8	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	48.5	°C/W
R ₀ JB	Junction-to-board thermal resistance	19.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	19	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	7.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENT					
I _{VBUS_REVS}	VBUS reverse current from BAT/SW to VBUS, T _J = -40°C - 85°C	$V_{\rm BAT}$ = $V_{\rm SW}$ = 4.5V, $V_{\rm BUS}$ is shorted to GND, measure $V_{\rm BUS}$ reverse current		0.07	3	μА
I _{VBUS_REVS}	VBUS reverse current from BAT/SW to VBUS T _J = -40°C - 85°C	V _{BAT} = V _{SW} = 9.0V, V _{BUS} is shorted to GND, measure V _{BUS} reverse current		0.14	6	μΑ
I _{Q_VBUS_DIS}	VBUS leakage current in disable mode, T _J = -40°C - 85°C	V _{BUS} = 5V, V _{BAT} = 4V, charger is disabled, /EN is pulled high		3.5	4.25	μΑ
I _{Q_VBUS_DIS}	VBUS leakage current in disable mode, T _J = -40°C - 85°C	V _{BUS} = 9V, V _{BAT} = 4V, charger is disabled, /EN is pulled high		4.7	6	μΑ
I _{Q_BAT_HIZ}	BAT and SW pin leakage current in HiZ mode, T _J = -40°C - 65°C	$V_{BAT} = V_{SW} = 4.5V$, V_{BUS} floating		0.17	1.0	μΑ
I _{Q_BAT_DIS_9V}	BAT and SW pin leakage current in disable mode, T _J = -40°C - 65°C	V_{BAT} = V_{SW} = 9V, I_{CHG} connected to a 25k Ω resistor, V_{BUS} floating		0.50	2	μΑ
VBUS POWER UP						
V _{VBUS_OP}	V _{BUS} operating range		4.1		17.0	V
V _{VBUS_UVLOZ}	V _{BUS} power on reset	V _{BUS} rising	3.0		3.80	V
V _{VBUS_UVLOZ_HYS}	V _{BUS} power on reset hysteresis	V _{BUS} falling		250		mV
V _{VBUS_LOWV}	A condition to turnon REGN	V _{BUS} rising, REGN turns on, V _{BAT} = 3.2V	3.8	3.90	4.00	V
V _{VBUS_LOWV_HYS}	A condition to turnon REGN, hysteresis	V _{BUS} falling, REGN turns off, V _{BAT} = 3.2V		300		mV
V _{SLEEP}	Enter sleep mode threshold	V _{BUS} falling, V _{BUS} - VBAT, V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	30	60	100	mV
V _{SLEEPZ}	Exit sleep mode threshold	V _{BUS} rising, V _{BUS} - V _{BAT} , V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	110	157	295	mV
V _{VBUS_OVP_RISE}	V _{BUS} overvoltage rising threshold	V _{BUS} rising, converter stops switching	17.00	17.40	17.80	V

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VBUS_OVP_HYS}	V _{BUS} overvoltage falling hysteresis	V _{BUS} falling, converter stops switching		750		mV
MOSFETS						
R _{DSON_Q1}	Top reverse blocking MOSFET on- resistance between VBUS and PMID (Q1)	V _{REGN} = 5V	40		65	mΩ
R _{DSON_Q2}	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V _{REGN} = 5V	50		82	mΩ
R _{DSON_Q3}	Low-side switching MOSFET on- resistance between SW and GND (Q3)	V _{REGN} = 5V	45		72	mΩ
R _{DSON_FB_GND}	FB_GND MOSFET on-resistance between FB_GND and GND				38	Ω
BATTERY CHARG	ER		-			
V _{BATREG_RANGE}	Charge voltage regulation range	V _{VBUS} = 12V, VBATREG is programmed by FB resistor divider	3.400		9.000	٧
V _{FB_REF_VBATREG}	Battery feedback regulation voltage	TJ = -40°C to +85°C	1094	1100	1104.5	mV
		ICHG set at 1.72A with R _{ICHG} =23.2k Ω	1.55	1.72	1.89	Α
I _{CHG}	Charge current regulation	ICHG set at 1.0A with RICHG=40.2k Ω	0.90	1.00	1.10	Α
		ICHG set at 0.5A with R _{ICHG} =78.7k Ω	0.40	0.500	0.60	Α
I _{TERM}	Termination current	ICHG = 1.72A, 10% of ICHG, RICHG=23.2k Ω	138 172		206	mA
I _{TERM}	Termination current	ICHG = 1.0A, 10% of ICHG, RICHG=40.2k Ω	70 100		130	mA
I _{TERM}	Termination current	ICHG = 0.5A, ITERM =63mA RICHG=78.7k Ω		63	93	mA
	Precharge current	ICHG = 1.72A, 10% of ICHG, R_{ICHG} =23.2k Ω	115	172	225	mA
I _{PRECHG}		ICHG = 1.0A, 10% of ICHG, R _{ICHG} =40.2k Ω	50	100	150	mA
		ICHG = 0.5A, 10% of ICHG, R _{ICHG} =78.7k Ω	28	63	98	mA
V _{BAT_SHORT_RISE}	VBAT short rising threshold	Short to precharge	2.05	2.20	2.35	V
V _{BAT_SHORT_FALL}	VBAT short falling threshold	Precharge to battery short	1.85	2.00	2.15	V
I _{BAT_SHORT}	Battery short current	V _{BAT} < V _{BAT_SHORT_FALL}	25	35	46	mA
V _{FB_REF_LOWV_RISE}	V _{BATLOWV} rising threshold	Precharge to fast charge rising as		70	72	%
V _{FB_REF_LOWV_FALL}	V _{BATLOWV} falling threshold	Fast charge to precharge falling, as percentage of V _{FB REF VBATREG} 66 68		70	%	
V _{FB_REF_RECHG}	Recharge threshold	V _{FB} falling, as percentage of V _{FB_REF_VBATREG}	95.2	96.4	97.6	%
INPUT VOLTAGE /	CURRENT REGULATION					
V _{INDPM_MIN}	Minimum input voltage regulation	V _{BAT} = 3.5V, measured at PMID pin	4.0	4.07	4.2	V
V _{INDPM}	Input voltage regulation	V _{BAT} = 4V, measured at PMID pin, V _{INDPM} = 1.044*V _{BAT} + 0.125V 4.30		4.41	٧	
V _{INDPM}	Input voltage regulation	V _{BAT} = 8V, measured at PMID pin, V _{INDPM} = 1.044*V _{BAT} + 0.125V	8.27	8.47	8.67	٧
I _{INDPM_3A}	Input current regulation		3.00	3.35	3.70	Α
	OLTAGE PROTECTION					



8.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FB_BAT_OVP_RISE}	Battery overvoltage rising threshold	V _{BAT} rising as percentage of V _{FB_REF_VBATREG}	103	104	105	%
V _{FB_BAT_OVP_FALL}	Battery overvoltage falling threshold	V _{BAT} falling as percentage of V _{FB_REF_VBATREG}	101	102	103	%
CONVERTER PRO	TECTION					
V _{BTST_REFRESH}	Bootstrap refresh comparator threshold	$(V_{BTST}$ - $V_{SW})$ when LSFET refresh pulse is requested, V_{BUS} = 5V	2.7	3	3.3	V
I _{HSFET_OCP}	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	Α
STAT INDICATION						
I _{STAT_SINK}	STAT pin sink current		6			mA
F _{BLINK}	STAT pin blink frequency			1		Hz
F _{BLINK_DUTY}	STAT pin blink duty cycle			50		%
	ATION AND THERMAL SHUTDOWN					
T _{REG}	Junction temperature regulation accuracy		111	120	133	°C
+	Thermal shutdown rising threshold	Temperature increasing		150		°C
T _{SHUT}	Thermal shutdown falling threshold	Temperature decreasing	,	125		°C
BUCK MODE OPE	RATION					
F _{SW}	PWM switching frequency	SW node frequency	1.02	1.20	1.38	MHz
D _{MAX}	Maximum PWM Duty Cycle			97.0		%
REGN LDO						
V _{REGN_UVLO}	REGN UVLO	V _{VBUS} rising			3.85	V
V _{REGN}	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 0 to 16mA	4.2		5.0	V
V _{REGN}	REGN LDO output voltage	V _{VBUS} = 12V, I _{REGN} = 16mA	4.50		5.40	V
ICHG SETTING						
V _{ICHG}	ICHG pin regulated voltage		993	998	1003	mV
R _{ICHG_SHORT_FALL}	Maximum resistance to disable charge				1.0	kΩ
R _{ICHG_OPEN_RISE}	Minimum resistance to disable charge		565			kΩ
R _{ICHG_MAX}	Maximum programmable resistance at ICHG				250	kΩ
R _{ICHG_MIN_SLE1}	Minimum programmable resistance at ICHG		11.70			kΩ
R _{ICHG_HIGH}	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R _{ICHG} > R _{ICHG_HIGH}	60	65	70	kΩ
K _{ICHG}	Charge current ratio	ICHG set at 1.72A with R _{ICHG} = 23.2k Ω , I _{CHG} = K _{ICHG} / R _{ICHG}	36000	40000	44000	Αχ Ω
K _{ICHG}	Charge current ratio	ICHG set at 1.0A with R $_{\rm ICHG}$ = 40.2k $_{\rm \Omega}$, I $_{\rm CHG}$ = K $_{\rm ICHG}$ / R $_{\rm ICHG}$	36000	40280	44000	Αχ Ω
K _{ICHG}	Charge current ratio	ICHG set at 0.5A with R $_{\rm ICHG}$ = 78.7k $_{\rm }^{\Omega}$, I $_{\rm CHG}$ = K $_{\rm ICHG}$ / R $_{\rm ICHG}$	32000	40700	48000	Αχ Ω
COLD/HOT THERI	MISTOR COMPARATOR			-		
V _{T1} %	TCOLD (0°C) threshold, charge suspended if thermistor temperature is below T1	V_{TS} rising, as percentage to V_{REGN}	72.68	73.5	74.35	%

8.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{T1} %	V _{TS} falling	As Percentage to V _{REGN}	70.68	71.5	72.33	%	
V _{T3} %	THOT (45°C) threshold, charge suspended if thermistor temperature is above T_HOT	V _{TS} falling, as percentage to V _{REGN}	46.35	47.25	48.15	%	
V _{T3} %	V _{TS} rising	As percentage to VREGN	47.35	48.25	49.15	%	
LOGIC I/O PIN	LOGIC I/O PIN CHARACTERESTICS (POL, EN)						
V _{ILO}	Input low threshold	Falling			0.40	V	
V _{IH}	Input high threshold	Rising	1.3			V	
I _{BIAS}	High-level leakage current at /EN pin	/EN pin is pulled up to 1.8 V		1.0		μΑ	

8.6 Timing Requirements

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT	
VBUS/BAT PO	VBUS/BAT POWER UP						
t _{CHG_ON_EN}	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245		ms	
t _{CHG_ON_VBUS}	Delay from VBUS to charge start	/EN pin is grounded, batttery present		275		ms	
BATTERY CHARGER							
t _{SAFETY_FAST}	Charge safety timer	Fast charge safety timer 20 hours	15.0	20.0	24.0	hr	
t _{SAFETY_PRE}	Charge safety timer	Precharge safety timer	1.5	2.0	2.5	hr	




8.7 Typical Characteristics





8.7 Typical Characteristics (continued)






图 8-8. Charge Current vs. Charge Current Setting Resistance RICHG



9 Detailed Description


9.1 Overview

The BQ25306 is a highly integrated standalone single cell and duel cell Li-lon battery charger for Li-lon, Li-polymer and LiFePO4 batteries with charge voltage and charge current programmable by external resistors. It includes the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), bootstrap diode for the high-side gate drive as well as current sensing circuitry.

Product Folder Links: BQ25306

9.2 Functional Block Diagram







9.3 Feature Description

9.3.1 Device Power Up

The $\overline{\mathsf{EN}}$ pin enable or disable the device. When the device is disabled, the device draws minimum current from VBUS pin. The device can be powered up from either VBUS or by enabling the device from $\overline{\mathsf{EN}}$ pin.

9.3.1.1 Power-On-Reset (POR)

The $\overline{\text{EN}}$ pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V_{VBUS_UVLOZ} , the device powers part of internal bias and comparators and starts Power on Reset (POR).

9.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V_{VBUS} above V_{VBUS} UVLOZ
- V_{VBUS} above V_{BAT} + V_{SLEEPZ}
- · After sleep comparator deglitch time and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

9.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger will remain off until fault is clear. Any of the fault conditions below gates charger power-up:

- V_{VBUS} > V_{VBUS} OVP
- Thermistor cold/hot fault on TS pin
- V_{BAT} > V_{BAT OVP}
- · Safety timer fault
- FB pin is open or short to GND
- · ICHG pin is open or short to GND
- · Die temperature is above TSHUT

9.3.1.4 Charger Enable and Disable by EN Pin

With POL pin floating, the charger can be enabled with $\overline{\text{EN}}$ pin pulled low (or floating) or disabled by $\overline{\text{EN}}$ pin pulled high. The charger is in disable mode when disabled.

9.3.1.5 Device Unplugged from Input Source

When V_{BUS} is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to BAT pin and SW pin is less than $I_{Q_BAT_HIZ}$.

9.3.2 Battery Charging Management

The BQ25306 charges 1-cell or 2-cell Li-Ion battery with up to 3.0-A charge current from up to 17-V input voltage. A new charge cycle starts when the charger power-up conditions are met. The charge voltage programmed by external resistor divider at FB pin and charge current are set by external resistors at ICHG pin. The charger terminates the charging cycle when the charging current is below termination threshold I_{TERM} and charge voltage is above recharge threshold, and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH) or charging faults (BLINKING).

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25306

9.3.2.1 Battery Charging Profile

The device charges the battery in four phases: battery short, preconditioning, constant current, constant voltage. The fast charge current is set by a resistor ICHG pin. The battery charging profile is shown in the figure. The device charges battery based on charge voltage set by the feedback resister divider from BAT to FB and FB GND.

MODE	BATTERY VOLTAGE V _{BAT}	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V _{BAT} < V _{BAT_SHORT}	I _{BAT_SHORT}	35 mA
Precharge	V _{BAT_SHORT} < V _{BAT} < V _{BAT_LOWV}	I _{PRECHG}	10% of I _{CHG} (I _{PRE} > 63mA)
Fast Charge	V _{BAT_LOWV} < V _{BAT}	I _{CHG}	Set by ICHG resistor




图 9-1. Battery Charging Profile

9.3.2.2 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When R_{ICHG_HIGH} , the precharge current is clamped at 63mA.

9.3.2.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if $R_{ICHG} < R_{ICHG_HIGH}$. The termination current is clamped at 63mA if $R_{ICHG} > R_{ICHG_HIGH}$.

9.3.2.4 Battery Recharge

A charge cycle is completed and the charge is terminated, safety time is disabled. If the battery feedback voltage VFB decreases below $V_{FB\ REF\ RECHG}$, the charger is enabled with safety timer reset and enabled.

9.3.2.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above V_{BAT_LOWV} threshold and 2 hours below V_{BAT_LOWV} threshold. When the safety timer expires, charge is suspended until the safety timer is reset. Safety timer is reset and charge starts under one of the following conditions:

- · Battery voltage falls below recharge threshold
- · VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V_{BAT} SHORT threshold
- Battery voltage transits across V_{BAT LOWV} threshold

If the safety timer expires and the battery voltage is above recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

During input current regulation, thermal regulation, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault, V_{BUS_OVP}, V_{BAT_OVP}, ICHG pin open and short, FB pin fault, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.

9.3.2.6 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. RT1 and RT2 programs the cold temperature T1 and hot temperature T3. In the equations, $R_{NTC,T1}$ is NTC thermistor resistance value at temperature T1 and $R_{NTC,T3}$ is NTC thermistor resistance values at temperature T3. Assuming RHOT = 0, select 0°C to 45°C for battery charge temperature range, then NTC thermistor 103AT-2 resistance $R_{NTC,T1}$ = 27.28 k Ω (at 0°C) and $R_{NTC,T3}$ = 4.91 k Ω (at 45°C), from the \hbar 2 1 and \hbar 4 2, RT1 and RT2 are derived as:

- RT1 = $4.527 k\Omega$
- RT2 = 23.26 k Ω

On top of the calculation results, adding RHOT resisitor can shift HOT temperature T3 up and only slightly shift up COLD temperature T1. The actual temperature T3 can be looked up in a NTC resistance table based on ($R_{NTC,T3}$ - RHOT) and T1 can be looked up in a NTC resistance table based on ($R_{NTC,T1}$ - RHOT). Because $R_{NTC,T1}$ is much higher than $R_{NTC,T3}$, RHOT can adjust HOT temperature significantly with mimimal affect on COLD temperature. RHOT is optional.




图 9-2. Battery Temperature Sensing Circuit



$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}} \tag{2}$$

9.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

表 9-2. STAT Pin State

	CHARGING STATE				
Cha	arging in progress (including recharge)	LOW			
Cha	arging complete	HIGH			
HiZ	mode, sleep mode, charge disable	HIGH			
Safe	ety timer expiration with battery voltage above recharge threshold	HIGH			
Cha	arge faults:				
1.	VBUS input over voltage				
2.	TS cold/hot faults				
3.	Battery over voltage	BLINKING at 1 Hz			
4.	4. IC thermal shutdown				
5.	Safety timer expiration with battery voltage below recharge threshold				
6.	ICHG pin open or short				
7.	FB pin open or short				

9.3.4 Protections

9.3.4.1 Voltage and Current Monitoring

The device closely monitors the input voltage and input current for safe operation.

9.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is $V_{VBUS_OVP_RISE}$. During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ($V_{VBUS_OVP_RISE}$ - $V_{VBUS_OVP_HYS}$). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

9.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of V_{INDPM_MIN} and (1.044*VBAT + 125mV).

9.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I_{INDPM}, the converter duty cycle is reduced to reduce input current.

9.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I_{HSFET_OCP}, the HSFET shuts down until the current is reduced below a threshold.

9.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature T_J to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit T_{REG} , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds T_{SHUT} rising threshold. The charger is reenabled when the junction temperature is below T_{SHUT} falling threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

9.3.4.3 Battery Protection

9.3.4.3.1 Battery Over-Voltage Protection (V_{BAT_OVP})

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over $V_{BAT_OVP_RISE}$, the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and STAT pin reports the fault and it resumes once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT_OVP is triggered. BAT_OVP may be triggered in charging mode, termination mode, and fault mode.

9.3.4.3.2 Battery Short Circuit Protection

When the battery voltage falls below the $V_{BAT\ SHORT}$ threshold, the charge current is reduced to $I_{BAT\ SHORT}$.

9.3.4.4 ICHG Pin Open and Short Protection

To protect against ICHG pin is short or open, the charger immediately shuts off once ICHG pin is open or short to GND and STAT pin blinks to report the fault. At powerup, if ICHG pin is detected open or short to GND, the charge will not power up until the fault is clear.

9.4 Device Functional Modes

9.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and $\overline{\text{EN}}$ pin, POL pin, ICHG pin and FB pin connection. The functional modes are listed in the following table.

ACC OF BOTTOO T UNIONO THE INCOME.				
MODE	CONDITIONS	REGN LDO	CHARGE ENABLED	STAT PIN
Disable Mode	Device is disabled, POL floating, EN = 1	OFF	NO	OPEN
HiZ Mode	Device is enabled and V _{VBUS} < V _{VBUS_UVLOZ}	OFF	NO	OPEN
Sleep Mode	Device is enabled and V _{VBUS} > V _{VBUS} _UVLOZ and V _{VBUS} < V _{BAT} + V _{SLEEPZ}	OFF	NO	OPEN
Charge Mode	Device is enabled, V _{VBUS} > V _{VBUS_LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} , no faults, charge is not terminated	ON	YES	SHORT to GND
Charge Termination Mode	V _{VBUS} > V _{VBUS_LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} and device is enabled, no faults, charge is terminated	ON	NO	OPEN
Fault Mode	V _{BUS_OVP} , TS cold/hot, V _{BAT_OVP} , IC thermal shutdown, safety timer fault, ICHG pin open or short, FB pin open	ON	NO	BLINKING

表 9-3. Device Functional Modes

Submit Document Feedback

or short

Copyright © 2023 Texas Instruments Incorporated



10 Application and Implementation

备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Application Information

A typical application consists of a single cell or dual cell battery charger for Li-Ion, Li-polymer and LiFePO4 batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

10.2 Typical Applications

The typical applications in this section include a standalone charger without power path, a standalone charger with external power path, and a typical application with MCU programmed charge current.



10.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




图 10-1. Typical Application Diagram

(1- μ H inductor is recommended if maximum input voltage $V_{VBUS\ MAX}$ < 6.2V; 2.2- μ H inductor is recommended if maximum input voltage $V_{VBUS\ MAX} > 6.2V$)

10.2.1.1 Design Requirements

表 10-1. Design Requirements

PARAMETER	VALUE
Input Voltage	4.1V to 17V
Input Current	3.0A
Fast Charge Current	3.0A
Battery Regulation Voltage	3.4 V - 9.0 V

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resister divider. The battery charge voltage is programmed as VREG = 1.1(1+R1/R2). R1 is a high side resistor from BAT to FB pin and R2 is a low side resister from FB to FB GND. The recommended resistance of R2 is 200 k Ω or lower. 1% or higher accuracy of resistors is needed for R1 and R2 resisitors. For a 1-cell 4.2-V battery, R1 = 562 k Ω and R2 = 200 k Ω are recommended; For a 2-cell 8.4-V battery, R1 = $1.33M \Omega$ and R2 = $200 k \Omega$ are recommded.

Product Folder Links: BQ25306

10.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

Copyright © 2023 Texas Instruments Incorporated

 K_{ICHG} is a coefficient that is listed in Electrical Characteristics table and R_{ICHG} is the resistor value from ICHG pin to GND. K_{ICHG} is typically 40,000 (A· Ω) and it is slightly shifted up at lower charge current setting. The K_{ICHG} vs. ICHG typical characteresitc curve is shown in \mathbb{Z} 8-7.

10.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. Inductance value is selected based on maximum input voltage V_{VBUS_MAX} in applications. 1- μ H inductor is recommended if $V_{VBUS_MAX} < 6.2V$ and 2.2- μ H inductor is recommended if $V_{VBUS_MAX} > 6.2V$ for either 1-cell or 2-cell battery charge. An inductor saturation current I_{SAT} should be higher than the charging curren I_{CHG} plus half the ripple current I_{RIPPI_F} :

$$I_{SAT} \geqslant I_{CHG} + (1/2) I_{RIPPLE} \tag{3}$$

The inductor ripple current I_{RIPPLE} depends on the input voltage (V_{VBUS}) , the duty cycle $(D = V_{BAT}/V_{VBUS})$, the switching frequency (f_S) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

10.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{Cin} occurs where the duty cycle is closest to 50% and can be estimated using 方程式 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

10.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)


At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.



10.2.1.3 Application Curves








10.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in <a>Image: 10-8 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.



10.2.2.1 Design Requirements

For design requirements, see 节 10.2.1.1.

10.2.3 Typical Application with MCU Programmable Charge Current

In some application cases, the charge current needs to be controlled by a MCU. In those cases, the GPIOs of the MCU can be used for on/off control of the charge current setting resistors R_{ICHG1} and R_{ICHG2} as shown in \boxtimes 10-9. With GPIO1 and GPIO2 on/off control, three levels of charge current can be programmed. If the charge current needs to be controlled smoothly in a wide range, a PWM output of the MCU can be used to generate an average DC voltage output to program the charge current as show in \boxtimes 10-10. The charge current can be calculated as: $(1V - V_{PWM}) / (R_{ICHG1} + R_{ICHG2})$. V_{PWM} is the averaged DC voltage of the PWM output and it must be lower than 1 V. The regulated voltage at the ICHG pin is 1 V.




图 10-9. Typical Application with MCU Programmed Charge Current (1-µH inductor is recommended if maximum input voltage V_{VBUS_MAX} < 6.2V; 2.2-µH inductor is recommended if maximum input voltage V_{VBUS_MAX} > 6.2V)






图 10-10. Typical Application with MCU Programmed Charge Current (1- μ H inductor is recommended if maximum input voltage V_{VBUS_MAX} < 6.2V; 2.2- μ H inductor is recommended if maximum input voltage V_{VBUS_MAX} > 6.2V)

10.2.3.1 Design Requirements

For design requirements, see 节 10.2.1.1.



11 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V single-cell or dual-cell Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to BAT pin.

12 Layout

12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 2 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path
- See the 2 layer PCB design example in 🛭 12-2 for the recommended component placement with trace, grounding and via locations.




图 12-1. High Frequency Current Path

12.2 Layout Example

The device pinout and component count are optimized for a 2 layer PCB design. The 2-layer PCB layout example is shown in 🛚 12-2.

Product Folder Links: BQ25306

Copyright © 2023 Texas Instruments Incorporated






图 12-2. Layout Example



13 Device and Documentation Support

13.1 Device Support

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following: BQ25306 Evaluation Module User's Guide

13.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司