







BQ25176M

ZHCSQ82 - SEPTEMBER 2022

BQ25176M 适用于收集应用、具有电池跟踪 VINDPM 的 0.8A 单节电池线性太阳 能充电器

1 特性

- 可承受高达 30V 的输入电压
- 基于输入电压的动态电源管理 (VINDPM) 跟踪电池 电压
- 自动睡眠模式,可降低功耗
 - 350nA 电池漏电流
 - 禁用充电时,输入漏电流为 80µA
- 支持单节锂离子、锂聚合物和磷酸铁锂电池
- 操作可使用外部电阻器进行编程
 - 用于设置电池稳压电压的 VSET:
 - 锂离子电池: 4.05V、4.15V、4.2V、 4.35V \ 4.4V
 - 磷酸铁锂电池: 3.5V、3.6V、3.7V
 - 用于设置 10mA 至 800mA 充电电流的 ISET
- 高精度
 - 充电电压精度为 ±0.5%
 - 充电电流精度为 ±10%
- 充电特性
 - 预充电电流为 20% ISET
 - 终止电流为 10% ISET
 - 用于太阳能充电的电池跟踪输入电压动态电源管 理 (VINDPM)
 - 用于充电功能控制的 BIAS 引脚
 - 用于状态和故障指示的开漏输出
 - 用于电源正常指示的开漏输出
- 集成故障保护
 - 18.1V 输入过压保护
 - 基于 VSET 的输出过压保护
 - 1000mA 过流保护
 - 125°C 热调节;150°C 热关断保护
 - OUT 短路保护
 - VSET、ISET 引脚短路/开路保护

2 应用

- 智能追踪器
- 低功耗手持设备
- 辅助太阳能充电器

3 说明

BQ25176M 是一款集成式 800mA 线性太阳能充电 器,适用于单节锂离子、锂聚合物和磷酸铁锂电池,具 有持续充电模式和电池跟踪 VINDPM。 该器件具有为 电池充电的单电源输出。当系统负载与电池并联时,充 电电流会由系统和电池共享。

该器件分四个阶段为锂离子/锂聚合物电池充电:涓流 充电阶段,用于使电池电压达到 VBAT SHORT;预充电 阶段,用于恢复完全放电的电池;恒流快速充电阶段, 用于使电池充上大部分电量;以及电压调节阶段,用于 使电池电量充满。


在所有充电阶段,内部控制环路都会监控 IC 结温,当 其超过内部温度阈值 T_{REG} 时,它会减少充电电流。

充电器功率级和充电电流感测功能均完全集成。该充电 器具有高精度电流和电压调节环路功能、充电状态显示 和自动充电终止功能。充电电压和快速充电电流可通过 外部电阻编程设定。预充电和终止电流阈值由快速充电 电流设置决定。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸(标称值)					
BQ25176M	WSON (8)	2.0mm x 2.0mm					

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化原理图



Table of Contents

1 特性	1	7.4 Device Functional Modes	16
2 应用		8 Application and Implementation	18
3 说明		8.1 Application Information	18
4 Revision History		8.2 Typical Applications	18
5 Pin Configuration and Functions		9 Power Supply Recommendations	<mark>22</mark>
6 Specifications		10 Layout	<mark>22</mark>
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	22
6.2 ESD Ratings		10.2 Layout Example	<mark>22</mark>
6.3 Recommended Operating Conditions		11 Device and Documentation Support	<mark>23</mark>
6.4 Thermal Information		11.1 Device Support	<mark>23</mark>
6.5 Electrical Characteristics		11.2 接收文档更新通知	23
6.6 Timing Requirements		11.3 支持资源	23
6.7 Typical Characteristics		11.4 Trademarks	23
7 Detailed Description		11.5 Electrostatic Discharge Caution	<mark>23</mark>
7.1 Overview		11.6 术语表	
7.2 Functional Block Diagram	12	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	13	Information	24

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
September 2022	*	Initial Release



5 Pin Configuration and Functions




图 5-1. DSG Package 8-Pin WSON Top View

表 5-1. Pin Functions

P			PIN		DESCRIPTION
NAME			DESCRIPTION		
IN	1	Р	Input power, connected to external DC supply. Bypass IN with at least 1- μ F capacitor to GND, placed close to the IC.		
ISET	2	I	Programs the device fast-charge current. External resistor from ISET to GND defines fast charge current value. Expected range is 30 k Ω (10 mA) to 375 Ω (800 mA). ICHG = K _{ISET} / R _{ISET} . Precharge current is defined as 20% of ICHG. Termination current is defined as 10% of ICHG.		
BIAS			Bias sense pin. Connect an external 10-k Ω resistor from this pin to GND. This pin can also be used as a charging disable pin by pulling the pin to GND by means of an external NMOS. Refer to the applications section for more information.		
GND	4	-	Ground pin		
STAT	5	0	Open drain charger status indication output. Connect to pull-up rail via 10 -k Ω resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When a fault condition is detected STAT pin blinks at 1 Hz.		
PG	6	0	Open drain charge power good indication output. Connect to pull-up rail via 10-k Ω resistor. \overline{PG} pulls low when $V_{IN} > V_{IN_LOWV}$ and $VOUT + V_{SLEEPZ} < V_{IN} < V_{IN_OV}$.		
VSET	7	I	Programs the regulation voltage for OUT pin with a pull-down resistor. Valid resistor range is 18.2 k Ω to 100 k Ω , values outside this range will suspend charge. Refer to \ddagger 7.3.1.2 for voltage level details. Recommend using \pm 1% tolerance resistor with <200 ppm/°C temperature coefficient.		
OUT	8	Р	Battery connection. System Load may be connected in parallel to battery. Bypass OUT with at least 1- μ F capacitor to GND, placed close to the IC.		
Thermal Pad	_	_	Exposed pad beneath the IC for heat dissipation. Solder thermal pad to the board with vias connecting to solid GND plane.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Voltage	IN	- 0.3	30	V	
Voltage	OUT	- 0.3	13	V	
Voltage	ISET, PG, STAT, BIAS, VSET	- 0.3	5.5	V	
Output Sink Current	PG, STAT		5	mA	
Junction temperature	TJ	- 40	150	°C	
Storage temperature	T _{stg}	- 65	150	°C	

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002 ⁽²⁾	±1500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	3.0		18	V
V _{OUT}	Output voltage			4.4	V
I _{OUT}	Output current			0.8	Α
T _J	Junction temperature	- 40		125	°C
C _{IN}	IN capacitor	1			μF
C _{OUT}	OUT capacitor	1			μF
R _{VSET}	VSET resistor	18.2		100	k Ω
R _{VSET_TOL}	Tolerance for VSET resistor	-1		1	%
R _{VSET_TEMPCO}	Temperature coefficient for VSET resistor			200	ppm/℃
R _{ISET}	ISET resistor	0.375		30	k Ω
R _{BIAS}	BIAS resistor		10		k Ω

Product Folder Links: BQ25176M



6.4 Thermal Information

		BQ25176M	
	THERMAL METRIC ⁽¹⁾	DSG	UNIT
		8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	75.2	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	93.4	°C/W
R ₀ JB	Junction-to-board thermal resistance	41.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.7	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	17.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

 $3.0V < V_{IN} < \text{and } V_{IN} > V_{OUT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

	PARAMETER	+125°C, and T _J = 25°C for typical values TEST CONDITIONS	MIN	TYP	MAX	
QUIESCENT CU	RRENTS					
1	Quiescent output current (OUT)	OUT= 4.2V, IN floating or IN = 0V - 5V, Charge Disabled, T _J = 25 °C		0.35	0.6	μA
Ια_ουτ	Quiescent output current (OOT)	OUT= 4.2V, IN floating or IN = 0V - 5V, Charge Disabled, T _J < 105 °C		0.35	0.8	μA
I _{SD_IN_BIAS}	Shutdown input current (IN) with charge disabled via BIAS pin	IN = 5V, Charge Disabled (V _{BIAS} < V _{BIAS_ENZ}), no battery		80	110	μA
I _{STANDBY_IN}	Standby input current (IN) with charge terminated	IN = 5V, Charge Enabled, charge terminated		190		μA
I _{Q_IN}	Quiescent input current (IN)	IN = 5V, OUT = 3.8V, Charge Enabled, ICHG = 0A		0.45	0.6	mA
INPUT						
V _{IN_OP}	IN operating range		3.0		18	V
V _{IN_LOWV}	IN voltage to start charging	IN rising	3.05	3.09	3.15	V
V _{IN_LOWV}	IN voltage to stop charging	IN falling	2.80	2.95	3.10	V
V _{SLEEPZ}	Exit SLEEP mode threshold	IN rising, V _{IN} - V _{OUT} , OUT = 4V	30	55	80	mV
V _{SLEEP}	Enter SLEEP mode threshold	IN falling, V _{IN} - V _{OUT} , OUT = 4V	5	30	50	mV
V _{IN_OV}	VIN overvoltage rising threshold	IN rising	18.1	18.4	18.7	V
V _{IN_OVZ}	VIN overvoltage falling threshold	IN falling		18.2		V
V _{IN_DPM_MIN}	Minimum input voltage DPM threshold	VOUT = 2.9V, VSET = 4.35V, measured at IN pin	3.15	3.25	3.35	V
V _{IN_DPM_BATTRK}	Input voltage DPM threshold tracking VOUT	VOUT = 3.5V, VSET = 4.35V, measured at IN pin	3.57	3.645	3.7	٧
CONFIGURATIO	N PINS SHORT/OPEN PROTECTION					
R _{ISET_SHORT}	Highest resistor value considered short	R _{ISET} below this at startup, charger does not initiate charge, power cycle toggle to reset			350	Ω
R _{VSET_SHORT}	Highest resistor value considered short	R _{VSET} below this at startup, charger does not initiate charge, power cycle or TS toggle to reset			2.8	kΩ
R _{VSET_OPEN}	Lowest resistor value considered open	R _{VSET} below this at startup, charger does not initiate charge, power cycle or TS toggle to reset		200		kΩ
BATTERY CHAP	RGER					
V_{DO}	Dropout voltage (V _{IN} - V _{OUT})	VIN falling, VOUT = 4.35V, IOUT = 500mA		425		mV
V/	OUT charge voltage regulation	Tj = 25℃, all VSET settings	- 0.5		0.5	%
V_{REG_ACC}	accuracy	Tj = -40℃ to 125℃, all VSET settings	- 0.8		0.8	%
I _{CHG_RANGE}	Typical charge current regulation range	V _{OUT} > V _{BAT_LOWV}	10		800	mA
K _{ISET}	Charge current setting factor, I _{CHG} = K _{ISET} / R _{ISET}	10mA < ICHG < 800mA	270	300	330	ΑΩ
		R_{ISET} = 375 Ω , OUT = 3.8V	720	800	880	mA
		R _{ISET} = 600 Ω , OUT = 3.8V	450	500	550	mA
I _{CHG_ACC}	Charge current accuracy	R _{ISET} = 3.0k Ω , OUT = 3.8V	90	100	110	mA
		R _{ISET} = 30k Ω , OUT = 3.8V	Interpretation of the content of the	10	11	mA
I _{PRECHG}	Typical pre-charge current, as percentage of ICHG	V _{OUT} < V _{BAT_LOWV}		20		%

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.5 Electrical Characteristics (continued)

 $3.0 \text{V} < \text{V}_{\text{IN}} < \text{and V}_{\text{IN}} > \text{V}_{\text{OUT}} + \text{V}_{\text{SLEEP}}, \text{T}_{\text{J}} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ and T}_{\text{J}} = 25 ^{\circ}\text{C} \text{ for typical values (unless otherwise noted)}$

Precharge current accuracy Rast = 600 Ω, OUT = 2.5V 85 100 110 mA		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
Precharge current accuracy RistT = 600 \(\text{D} \) \(\text{OUT} = 2.5\text{V} \) Rist 2.0 \(\text{D} \) 2.2 \\ \text{mA} \\ \text{RistT} = 3.0 \text{Ka} \(\text{OUT} = 2.5\text{V} \) 18 \(\text{D} \) 2.2 \\ \text{mA} \\ \text{RistT} = 3.0 \text{Ka} \(\text{OUT} = 2.5\text{V} \) 14 \(\text{D} \) 2 \(\text{D} \) 2.6 \\ \text{mA} \\ \text{RistT} = 3.0 \text{Ka} \(\text{OUT} = 2.5\text{V} \) 1.4 \(\text{D} \) 2 \(\text{D} \) 2.6 \\ \text{mA} \\ \text{MIST} \\ \text{TERM} \\ \text{DIT = VREG} = 4.2\text{V} \\ \text{A5} \\ \text{50} \\ \text{50} \\ \text{50} \\ \text{MS} \\ \text{RistT} = 30.0 \text{C} \(\text{OUT} = VREG = 4.2\text{V} \\ \text{A5} \\ \text{50} \\ \text{50} \\ \text{50} \\ \text{MS} \\ \text{RistT} = 30.0 \text{C} \(\text{OUT} = VREG = 4.2\text{V} \\ \text{A5} \\ \text{50} \\ \text{50} \\ \text{MS} \\ \text{RistT} = 30.0 \text{C} \(\text{OUT} = VREG = 4.2\text{V} \\ \text{A5} \\ \text{50} \\ \text{50} \\ \text{MS} \\ \text{RistT} = 30.0 \text{C} \(\text{OUT} = VREG = 4.2\text{V} \\ \text{A5} \\ \text{50} \\ \text{A1} \\ \text{11} \\ \text{16} \\ \text{MS} \\ \text{RistT} = 30.0 \text{C} \(\text{OUT} = VREG = 4.2\text{V} \\ \text{A1} \\ \text{A1} \\ \text{10} \\ \text{MS} \\ \text{Configured for LiFePQ4} \\ \text{chemistry} \\ \text{Pishort circuit voltage rising threshold, for LiFePQ4, denimistry} \\ \text{OUT falling} \\ \text{OUT falling} \\ \text{VEX.A5CHOT} \\ \text{DUT falling} \\ \text{VEX.A5CHOT} \\ \text{DUT falling} \\ \text{VEX.A5CHOT} \\ \text{Pre-charge to fast-charge transition threshold, for LiFePQ4, demistry} \\ \text{OUT falling} \\ \text{VEX.A5CHOT}			R _{ISET} = 375 Ω . OUT = 2.5V	144	160	176	mA
Precharge current accuracy Riser = 3.0k \(\text{i} \), OUT = 2.5V 18 20 22 mA							
Right = 30k \(\text{D} \) \(\tex	I _{PRECHG_ACC}	Precharge current accuracy					
Typical termination current, as percentage of ICHG			1021				
Rest	I _{TERM}			1.4		2.0	
Termination current accuracy		percentage of ICFIG	D - 600 0 OUT - VDFC - 4 2V	15	50	55	mΛ
No. Couput (OUT) short circuit voltage Couput (OUT) short circuit charging current Couput (OUT) short charge transition threshold for Li-farge transition chemistry Couput (OUT) short carrent treshold for Li-farge threshold for Li-farge		Townsin ation or owner to a common or					
Dutput (OUT) short circuit voltage rising threshold, for Li-Ion chemistry	TERM_ACC	Termination current accuracy					
PaxT_SHORT rising threshold, for Li-Ion chemistry OUT rising, VSET configured for Li-Ion 2.1 2.2 2.3 V PaxT_SHORT rising threshold, for Li-Ion chemistry OUT rising, VSET configured for LiFePO4 1.1 1.2 1.3 V PaxT_SHORT OUT short circuit voltage hysteresis OUT falling 200 mtV PaxT_SHORT OUT short circuit voltage hysteresis OUT falling 200 mtV PaxT_SHORT OUT short circuit charging current Vour < V_BAT_SHORT 12 16 20 mtV PaxT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry OUT rising, VSET configured for Li-Ion 2.7 2.8 3.0 V PaxT_LOWV Pre-charge to fast-charge transition threshold for Li-FePO4 chemistry OUT rising, VSET configured for Li-Ion 2.7 2.8 3.0 V PaxT_LOWV Pre-charge to fast-charge transition threshold for Li-FePO4 chemistry OUT falling VSET configured for Li-FePO4 1.9 2.0 2.1 V PaxT_LOWV Pre-charge threshold for Li-Ion OUT falling OUT falling OUT falling VSET configured for Li-FePO4 1.9 2.0 2.1 V PaxT_LOWV Pre-charge threshold for Li-Ion OUT falling OUT falling OUT falling VSET configured for Li-FePO4 1.75 100 125 mtV PaxT_LOWV Pre-charge threshold for Li-Ion OUT falling OUT falling VSET configured for Li-FePO4 1.75 200 2.25 mtV PaxT_LOWV Pre-charge threshold for Li-Ion OUT falling OUT			$R_{ISET} = 30 \text{ k} \Omega$, $OUT = VREG = 4.2V$	0.4	1	1.6	mA
Variable Variabl	V _{BAT_SHORT}		OUT rising, VSET configured for Li-Ion	2.1	2.2	2.3	V
Max_Short Mysteresis OUT laming 200 Involved Mysteresis OUT laming 200 Involved Mysteresis OUT short circuit charging current Vour < V_BAT_SHORT 12	V_{BAT_SHORT}	rising threshold, for LiFePO ₄	OUT rising, VSET configured for LiFePO ₄	1.1	1.2	1.3	V
Pre-charge to fast-charge transition threshold, for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold, for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition threshold for Li-Ion chemistry /BAT_LOWV Pre-charge to fast-charge transition Pre-charge to fast-charge transition DUT falling, VSET configured for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry DUT falling, VSET configured for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry DUT falling, VSET configured for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry DUT falling, VSET configured for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry DUT falling, VSET configured for Li-Ion chemistry DUT falling, VSET configured for Li-Ion chemistry Pre-charge threshold for Li-Ion chemistry DUT falling, VSET configured	V _{BAT_SHORT_HYS}		OUT falling		200		mV
The process of the	I _{BAT_SHORT}	OUT short circuit charging current	V _{OUT} < V _{BAT_SHORT}	12	16	20	mA
/BAT_LOWV threshold for Li-FePO ₄ chemistry OUT falling, VSET configured for Li-FePO ₄ 1.9 2.0 2.1 V /BAT_LOWV_HYS Battery LOWV hysteresis OUT falling, VSET configured for Li-fon chemistry 75 100 125 mV /RECHG Battery recharge threshold for LiFePO ₄ chemistry OUT falling, VSET configured for LiFePO ₄ . The content of the properties of the	V _{BAT_LOWV}		OUT rising, VSET configured for Li-lon	2.7	2.8	3.0	V
Battery recharge threshold for Li-Ion chemistry Rechg Battery recharge threshold for Li-Ion chemistry OUT falling, VSET configured for Li-Ion lonV _{REG_ACC} - V _{OUT} 75 100 125 mV Rechg Battery recharge threshold for LiFePO ₄ chemistry OUT falling, VSET configured for LiFePO ₄ 175 200 225 mV Rechg Charging path FET on-resistance IOUT = 400mA, T _J = 25°C	V _{BAT_LOWV}		OUT rising, VSET configured for LiFePO ₄	1.9	2.0	2.1	V
Hachg Battery recharge threshold for Li-lon chemistry Vacching Battery recharge threshold for chemistry OUT falling, VSET configured for Li-lon (NREG_ACC - Vout) NREG_ACC - Vout 175 200 225 mV Vacching Battery recharge threshold for LiFePO4 chemistry OUT falling, VSET configured for LiFePO4, the properties of	V _{BAT LOWV HYS}	Battery LOWV hysteresis	OUT falling		100		mV
Battery recharge threshold for LiFePO4 chemistry DUT falling, VSET configured for LiFePO4, 175 200 225 mV Ron	V _{RECHG}			75	100	125	mV
Charging path FET on-resistance IOUT = 400mA, T_J = 25°C	V _{RECHG}		OUT falling, VSET configured for LiFePO ₄ ,	175	200	225	mV
Charging path FET on-resistance IOUT = 400mA, T _J = -40 - 125°C 845 1450 m \(\text{D} \) BATTERY CHARGER PROTECTION VOUT_OVP OUT overvoltage rising threshold VOUT rising, as percentage of VREG 103 104 105 % VOUT_OVP OUT overvoltage falling threshold VOUT falling, as percentage of VREG 101 102 103 % OUT_OCP Output current limit threshold IOUT rising 0.9 1 1.1 A TEMPERATURE REGULATION AND TEMPERATURE SHUTDOWN TREG Typical junction temperature regulation Thermal shutdown rising threshold Temperature increasing 125 °C Thermal shutdown falling threshold Temperature decreasing 135 °C BIAS PIN BIAS BIAS pin current Charge Disable threshold. Crossing this threshold shall shutdown IC Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising			_		845	1000	mΩ
ACUT_OVP OUT overvoltage rising threshold VOUT rising, as percentage of VREG 103 104 105 % VOUT_OVP OUT overvoltage falling threshold VOUT falling, as percentage of VREG 101 102 103 % OUT_OVP OUT overvoltage falling threshold IOUT rising 0.9 1 1.1 A FEMPERATURE REGULATION AND TEMPERATURE SHUTDOWN FIREG Typical junction temperature regulation 125 °C Thermal shutdown rising threshold Temperature increasing 150 °C Thermal shutdown falling threshold Temperature decreasing 135 °C SHAS PIN BIAS BIAS pin current 150 BIAS pin current 150 BIAS pin voltage falling 150 FOUT Thermal shutdown IC BIAS pin voltage falling 150 FOUT Thermal shutdown IC BIAS pin voltage falling 150 FOUT Thermal shutdown IC BIAS pin voltage risi	R _{ON}	Charging path FET on-resistance	·		845	1450	mΩ
VOUT_OVPOUT overvoltage falling thresholdVOUT falling, as percentage of VREG101102103%OUT_OCPOutput current limit thresholdIOUT rising0.911.1ATEMPERATURE REGULATION AND TEMPERATURE SHUTDOWNTREGTypical junction temperature regulation125°CThermal shutdown rising thresholdTemperature increasing150°CThermal shutdown falling thresholdTemperature decreasing135°CBIAS PINBIASBIAS pin current36.53839.5μAVBIAS_ENZCharge Disable threshold. Crossing this threshold shall shutdown ICBIAS pin voltage falling405060mVVBIAS_ENCharge Enable threshold. Crossing this threshold shall restart IC operationBIAS pin voltage rising657585mVVBIAS_CLAMPBIAS maximum voltage clampBIAS pin open-circuit (float)2.32.62.9V	BATTERY CHAR	GER PROTECTION	, ,				
VOUT_OVPOUT overvoltage falling thresholdVOUT falling, as percentage of VREG101102103%OUT_OCPOutput current limit thresholdIOUT rising0.911.1ATEMPERATURE REGULATION AND TEMPERATURE SHUTDOWNTREGTypical junction temperature regulation125°CThermal shutdown rising thresholdTemperature increasing150°CThermal shutdown falling thresholdTemperature decreasing135°CBIAS PINBIASBIAS pin current36.53839.5μAVBIAS_ENZCharge Disable threshold. Crossing this threshold shall shutdown ICBIAS pin voltage falling405060mVVBIAS_ENCharge Enable threshold. Crossing this threshold shall restart IC operationBIAS pin voltage rising657585mVVBIAS_CLAMPBIAS maximum voltage clampBIAS pin open-circuit (float)2.32.62.9V	V _{OUT OVP}	OUT overvoltage rising threshold	VOUT rising, as percentage of VREG	103	104	105	%
OUT_OCP Output current limit threshold IOUT rising 0.9 1 1.1 A TEMPERATURE REGULATION AND TEMPERATURE SHUTDOWN TREG Typical junction temperature regulation 125 °C Thermal shutdown rising threshold Temperature increasing 150 °C Thermal shutdown falling threshold Temperature decreasing 135 °C BIAS PIN BIAS BIAS pin current 36.5 38 39.5 µA Charge Disable threshold. Crossing this threshold shall shutdown IC Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising 65 75 85 mV (FIAS_CLAMP BIAS maximum voltage clamp BIAS pin open-circuit (float) 2.3 2.6 2.9 V			VOUT falling, as percentage of VREG	101	102	103	%
TREG Typical junction temperature regulation Thermal shutdown rising threshold Temperature decreasing 150 °C Thermal shutdown falling threshold Temperature decreasing 135 °C Thermal shutdown falling threshold Crossing this threshold shall shutdown falling 136.5 38 39.5 µA Thermal shutdown falling 136.5 Shall fall fall fall fall fall fall fall		Output current limit threshold		0.9	1	1.1	Α
regulation Thermal shutdown rising threshold Temperature increasing 150 °C Thermal shutdown falling threshold Temperature decreasing 135 °C BIAS PIN BIAS BIAS pin current 36.5 38 39.5 μA Charge Disable threshold. Crossing this threshold shall shutdown IC Charge Enable threshold. Crossing this threshold shall restart IC operation Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising 65 75 85 mV ABIAS_CLAMP BIAS maximum voltage clamp BIAS pin open-circuit (float) 2.3 2.6 2.9 V		REGULATION AND TEMPERATURE SI	HUTDOWN				
Thermal shutdown falling threshold Temperature decreasing 135 °C BIAS PIN BIAS BIAS pin current 36.5 38 39.5 μA Charge Disable threshold. Crossing this threshold shall shutdown IC BIAS pin voltage falling 40 50 60 mV Charge Enable threshold. Crossing this threshold shall restart IC operation bias threshold shall restart IC operation BIAS pin voltage rising 65 75 85 mV (BIAS_CLAMP BIAS maximum voltage clamp BIAS pin open-circuit (float) 2.3 2.6 2.9 V	T _{REG}	1 3.			125		°C
BIAS PIN BIAS BIAS pin current Charge Disable threshold. Crossing this threshold shall shutdown IC Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation		Thermal shutdown rising threshold	Temperature increasing		150		°C
BIAS pin current Charge Disable threshold. Crossing this threshold shall shutdown IC BIAS pin voltage falling Charge Enable threshold. Crossing this threshold shall shutdown IC BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising Charge Enable threshold shall restart IC operation BIAS pin voltage rising	T _{SHUT}	Thermal shutdown falling threshold	Temperature decreasing		135		°C
Charge Disable threshold. Crossing this threshold shall shutdown IC BIAS pin voltage falling 40 50 60 mV Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising 65 75 85 mV BIAS_CLAMP BIAS maximum voltage clamp BIAS pin open-circuit (float) 2.3 2.6 2.9 V	BIAS PIN						
this threshold shall shutdown IC BIAS pin voltage failing 40 50 60 mV Charge Enable threshold. Crossing this threshold shall restart IC operation BIAS pin voltage rising 65 75 85 mV BIAS_CLAMP BIAS maximum voltage clamp BIAS pin open-circuit (float) 2.3 2.6 2.9 V	I _{BIAS}	BIAS pin current		36.5	38	39.5	μA
This threshold shall restart IC operation BIAS pin voltage rising this threshold shall restart IC operation BIAS pin voltage rising this threshold shall restart IC operation BIAS pin voltage rising the pin	V _{BIAS_ENZ}		BIAS pin voltage falling	40	50	60	mV
	V _{BIAS_EN}		BIAS pin voltage rising	65	75	85	mV
_	V _{BIAS_CLAMP}	BIAS maximum voltage clamp	BIAS pin open-circuit (float)	2.3	2.6	2.9	V
		PIN (STAT, PG)	ı	1			<u> </u>
Output low threshold level Sink current = 5mA 0.4 V	V _{OL}	Output low threshold level	Sink current = 5mA			0.4	V



6.5 Electrical Characteristics (continued)

 $3.0 \text{V} < \text{V}_{\text{IN}} < \text{and V}_{\text{IN}} > \text{V}_{\text{OUT}} + \text{V}_{\text{SLEEP}}, T_{\text{J}} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ and } T_{\text{J}} = 25 ^{\circ}\text{C} \text{ for typical values (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OUT_BIAS}	High-level leakage current	Pull up rail 3.3V			1	μΑ

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
BATTERY CHARGER					
t _{BIAS_DUTY_OFF}	BIAS turn-off time during BIAS duty cycle mode		2		s
t _{OUT_OCP_DGL}	Deglitch time for I _{OUT_OCP} , IOUT rising		100		μs


Submit Document Feedback

Product Folder Links: BQ25176M



6.7 Typical Characteristics


 C_{IN} = 1 μ F, C_{OUT} = 1 μ F, V_{IN} = 5 V, V_{OUT} = 3.8 V (unless otherwise specified)





6.7 Typical Characteristics (continued)

 C_{IN} = 1 μ F, C_{OUT} = 1 μ F, V_{IN} = 5 V, V_{OUT} = 3.8 V (unless otherwise specified)





7 Detailed Description

7.1 Overview

The BQ25176M is an integrated 800-mA linear solar charger for 1-cell Li-lon, Li-Polymer, and LiFePO $_4$ batteries. The device has a single power output that charges the battery. The system load can be placed in parallel with the battery. When the system load is placed in parallel with the battery, the output current is shared between the system and the battery.

The device has four phases for charging a Li-Ion/Li-Poly battery: trickle charge to bring the battery voltage up to V_{BAT_SHORT} , precharge to recover a fully discharged battery, fast-charge constant current to supply the bulk of the charge, and voltage regulation to reach full capacity.

The charger includes flexibility in programming of the fast-charge current and regulation voltage. This charger is designed to work with a standard USB connection or dedicated charging adapter (DC output).

The charger also comes with a full set of safety features: overvoltage protection, and configuration pin (VSET, ISET) short and open protection. All of these features and more are described in detail below.

The charger is designed for a single path from the input to the output to charge the battery. Upon application of a valid input power source, the configuration pins are checked for short/open circuit.

If the battery voltage is below the V_{BAT_LOWV} threshold, the battery is considered discharged and a preconditioning cycle begins. If the battery voltage is below V_{BAT_SHORT} , the charge current is I_{BAT_SHORT} . If the battery voltage is higher than V_{BAT_SHORT} but lower than V_{BAT_LOWV} , the amount of precharge current is 20% of the programmed fast-charge current via the ISET pin.

Once the battery has charged to the V_{BAT_LOWV} threshold, Fast Charge Mode is initiated. The fast charge constant current is programmed using the ISET pin. The constant current phase provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC temperature reaches T_{REG} , the IC enters thermal regulation. $\[mathbb{R}\]$ 7-1 shows the typical lithium battery charging profile with thermal regulation. Under normal operating conditions, the IC junction temperature is less than T_{REG} and thermal regulation is not entered.

Once the battery has charged to the regulation voltage, the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination threshold is 10% of the programmed fast-charge current.

Further details are described in 节 7.3.





图 7-1. Lithium-Ion Battery Charging Profile with Thermal Regulation



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Power Up from Input Source

When an input source is plugged in and charge is enabled, the device checks the input source voltage to turn on all the bias circuits. It detects and sets the charge current and charge voltage limits before the linear regulator is started. The power up sequence from input source is as listed:

- 1. ISET pin detection
- 2. VSET pin detection to select charge voltage
- 3. Charger power up

7.3.1.1 ISET Pin Detection

After a valid VIN is plugged in, the device checks the resistor on the ISET pin for a short circuit ($R_{ISET} < R_{ISET_SHORT}$). If a short condition is detected, the charger remains in the FAULT state until the input or BIAS pin is toggled. If the ISET pin is open-circuit, the charger proceeds through pin detection and starts the charger with no charge current. This pin is monitored while charging and changes in R_{ISET} while the charger is operating will immediately translate to changes in charge current.

An external pulldown resistor (±1% or better is recommended to minimize charge current error) from the ISET pin to GND sets the charge current as:

$$I_{CHG} = \frac{K_{ISET}}{R_{ISET}}$$

(1)

where:

- · I_{CHG} is the desired fast-charge current
- K_{ISFT} is a gain factor found in the electrical specifications
- R_{ISET} is the pulldown resistor from the ISET pin to GND

For charge currents below 50 mA, an extra RC circuit is recommended on ISET to achieve a more stable current signal. For greater accuracy at lower currents, part of the current-sensing FET is disabled to give better resolution.

7.3.1.2 VSET Pin Detection

VSET pin is used to program the device regulation voltage at end-of-charge using a ±1% pulldown resistor. The available pulldown resistor and corresponding charging levels are:

表 7-1. VSET Pin Resistor Value Table

RESISTOR	CHARGE VOLTAGE (V)
> 150 kΩ	No Charge (open-circuit)
100kΩ	1-cell LiFePO ₄ : 3.50 V
82.5k Ω	1-cell LiFePO ₄ : 3.60 V
61.9k Ω	1-cell LiFePO ₄ : 3.70 V
47.5k Ω	1-cell Lilon: 4.05 V
35.7k Ω	1-cell Lilon: 4.15 V
27.4k Ω	1-cell Lilon: 4.20 V
24.3k Ω	1-cell Lilon: 4.35 V
18.2k Ω	1-cell Lilon: 4.40 V
< 3.0 k Ω	No Charge (short-circuit)



If either a short- or open-circuit condition is detected, charger stops operation and remains in the FAULT state until the input or BIAS pin is toggled.

Once a valid resistor value has been detected, the corresponding charge voltage is latched in and the pin is not continuously monitored during operation. A change in this pin will not be acknowledged by the IC until the input supply or BIAS pin is toggled.

7.3.1.3 Charger Power Up

After VSET, ISET pin resistor values have been validated, the device proceeds to enable the charger. The device automatically begins operation at the correct stage of battery charging depending on the OUT voltage.

7.3.2 Battery Charging Features

When charge is enabled, the device automatically completes a charging cycle according to the setting on the ISET pin without any intervention. The lithium-based charging cycle is automatically terminated when the charging current is below termination threshold, charge voltage is above recharge threshold, and device is not in VINDPM or in thermal regulation (TREG). When a full battery is discharged below the recharge threshold (V_{RECHG}), the device automatically starts a new charging cycle. After charge is done, toggling the input supply or the BIAS pin can initiate a new charging cycle.

7.3.2.1 Lithium-Ion Battery Charging Profile

The device charges a lithium based battery in four phases: trickle charge, precharge, constant current, and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

If the charger is in thermal regulation during charging, the actual charging current is less than the programmed value. In this case, termination is temporarily disabled.




图 7-2. Battery Charging Profile

7.3.2.2 Input Voltage Based Dynamic Power Management (VINDPM)

The VINDPM feature is used to detect an input source voltage that is reaching its current limit due to excessive load and causing the voltage to reduce. When the input voltage drops to the VINDPM threshold (V_{IN_DPM}) , the internal pass FET reduces the current until there is no further drop in voltage at the input. This prevents a source with voltage less than the V_{IN_DPM} to power the OUT pin. This unique feature makes the IC work well with current limited (for example, high impedance) power sources, such as solar panels or inductive charging pads. This is also an added safety feature that helps protect the source from excessive loads.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

The BQ25176M solar charger features the battery tracking VINDPM. V_{IN_DPM} tracks the battery voltage (OUT pin voltage), which is typically V_{OUT} +145mV. The minimum V_{IN_DPM} is 3.25V. It enables charging from the solar panel when the battery voltage is low and maintains the charging as the battery voltage increases even when the charge current is low.

7.3.2.3 Charge Termination and Battery Recharge

The device terminates a charge cycle when the OUT pin voltage is above the recharge threshold (V_{RECHG}) and the current is below the termination threshold (I_{TERM}). Termination is temporarily disabled when the charger device is in thermal regulation or VINDPM. After charge termination is detected, the linear regulator turns off and the device enters the Standby state. Once the OUT pin drops below the V_{RECHG} threshold, a new charge cycle is automatically initiated.

7.3.3 Status Outputs (PG, STAT)

7.3.3.1 Power Good Indicator (PG Pin)

This open-drain pin pulls LOW to indicate a good input source when:

- 1. VIN above V_{IN LOWV}
- 2. VIN above V_{OUT} + V_{SLEEPZ} (not in SLEEP)
- 3. VIN below $V_{\text{IN OV}}$

7.3.3.2 Charging Status Indicator (STAT)

The device indicates the charging state on the open-drain STAT pin. This pin can drive an LED.

表 7-2. STAT Pin State

CHARGING STATE	STAT PIN STATE			
Charge completed, charger in Sleep mode or charge disabled (V_{BIAS} < V_{BIAS_ENZ})	HIGH			
Charge in progress (including automatic recharge)	LOW			
Fault (VIN_OV, VOUT_OVP, IOUT_OCP, TSHUT, VSET pin short/open, or ISET pin short)	BLINK at 1Hz			

7.3.4 Protection Features

The device closely monitors input and output voltages, as well as internal FET current and temperature for safe linear regulator operation.

7.3.4.1 Input Overvoltage Protection (VIN_OV)

If the voltage at the IN pin exceeds $V_{\text{IN_OV}}$, the device turns off after a deglitch, $t_{\text{VIN_OV_DGL}}$. The device enters Standby mode. Once the IN voltage recovers to a normal level, the charge cycle automatically resumes operation.

7.3.4.2 Output Overvoltage Protection (VOUT_OVP)

If the voltage at the OUT pin exceeds V_{OUT_OVP} , the device immediately stops charging. The device enters Standby mode. Once the OUT voltage recovers to a normal level, the charge cycle automatically resumes operation.

7.3.4.3 Output Overcurrent Protection (IOUT_OCP)

During normal operation, the OUT current should be regulated to the ISET programmed value. However, if a short circuit occurs on the ISET pin, the OUT current may rise to an unintended level. If the current at the OUT pin exceeds I_{OUT_OCP}, the device turns off after a deglitch, t_{OUT_OCP_DGL}. An input supply or BIAS pin toggle is required to restart operation.




图 7-3. Overcurrent Protection

7.3.4.4 Thermal Regulation and Thermal Shutdown (TREG and TSHUT)

The device monitors its internal junction temperature (T_J) to avoid overheating and to limit the IC surface temperature. When the internal junction temperature exceeds the thermal regulation limit, the device automatically reduces the charge current to maintain the junction temperature at the thermal regulation limit (TREG). During thermal regulation, the actual charging current is usually below the programmed value on the ISET pin.

Therefore, the termination comparator for the Lithium-Ion battery is disabled.

Additionally, the device has thermal shutdown to turn off the linear regulator when the IC junction temperature exceeds the TSHUT threshold. The charger resumes operation when the IC die temperature decreases below the TSHUT falling threshold.

7.4 Device Functional Modes

7.4.1 Shutdown or Undervoltage Lockout (UVLO)

The device is in the shutdown state if the IN pin voltage is less than V_{IN_LOWV} or the BIAS pin is below V_{BIAS_ENZ} . The internal circuitry is powered down, all the pins are high impedance, and the device draws $I_{SD_IN_BIAS}$ from the input supply. Once the IN voltage rises above the V_{IN_LOW} threshold and the BIAS pin is above V_{BIAS_EN} , the IC enters Sleep mode or Active mode depending on the OUT pin voltage.

7.4.2 Sleep Mode

The device is in Sleep mode when $V_{IN_LOWV} < V_{IN} < V_{OUT} + V_{SLEEPZ}$. The device waits for the input voltage to rise above $V_{OUT} + V_{SLEEPZ}$ to start operation.

7.4.3 Active Mode

The device is powered up and charges the battery when the BIAS pin is above V_{BIAS_ENZ} and the IN voltage ramps above both V_{IN_LOWV} and V_{OUT} + V_{SLEEPZ} . The device draws I_{Q_IN} from the supply to bias the internal circuitry. For details on the device power-up sequence, refer to $\ddagger 7.3.1$.

7.4.3.1 Standby Mode

The device is in Standby mode if a valid input supply is present and charge is terminated or if a recoverable fault is detected. The internal circuitry is partially biased, and the device continues to monitor for either VOUT to drop below V_{RECHG} or the recoverable fault to be removed.



7.4.4 Fault Mode

The fault conditions are categorized into recoverable and nonrecoverable as follows:

- Recoverable, from which the device should automatically recover once the fault condition is removed:
 - VIN_OV
 - VOUT_OVP
 - TSHUT
- Nonrecoverable, requiring BIAS pin or input supply toggle to resume operation:
 - IOUT OCP
 - ISET pin short detected
 - VSET pin short/open detected

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

A typical application consists of the device configured as a standalone battery charger for single-cell Lithium-lon, Li-Polymer, or LiFePO $_4$ chemistries. The charge voltage is configured using a pull-down resistor on the VSET pin. The charge current is configured using a pull-down resistor on the ISET pin. Pulling the BIAS pin below V_{BIAS_ENZ} disables the charging function. The charger and input supply status is reported via the STAT and PG pins.

8.2 Typical Applications

8.2.1 Li-lon Charger Design Example




图 8-1. BQ25176M Typical Application for Li-lon Charging at 500 mA

8.2.1.1 Design Requirements

- Supply voltage = 5 V
- · Battery is single-cell Li-lon
- Fast charge current: I_{CHG} = 500 mA
- Charge voltage: V_{REG} = 4.35 V
- Termination current: I_{TERM} = 10% of I_{CHG} or 50 mA
- Precharge current: I_{PRECHG} = 20% of I_{CHG} or 100 mA
- · BIAS pin can be pulled down to disable charging

8.2.1.2 Detailed Design Procedure

The regulation voltage is set via the VSET pin to 4.35 V, the input voltage is 5 V and the charge current is programmed via the ISET pin to 500 mA.

$$R_{ISET} = [K_{ISET} / I_{CHG}]$$

from electrical characteristics table. . . K_{ISET} = 300 A Ω


 $R_{ISFT} = [300 \text{ A}\Omega/0.5 \text{ A}] = 600 \Omega$

Selecting the closest 1% resistor standard value, use a 604- Ω resistor between ISET and GND, for an expected I_{CHG} 497 mA.




8.2.1.3 Application Curves

 C_{IN} = 1 μ F, C_{OUT} = 1 μ F, V_{IN} = 5 V, V_{OUT} = 3.8 V, I_{CHG} = 600 mA (unless otherwise specified)









8.2.2 LiFePO₄ Charger Design Example




图 8-12. BQ25176M Typical Application for LiFePO₄ Charging at 100 mA

8.2.2.1 Design Requirements

The design requirements include the following:

- Input supply = 5 V
- Battery is 1-cell LiFePO₄
- Fast charge current: I_{CHG} = 100 mA
- Charge voltage: V_{REG} = 3.6 V
- Termination current: I_{TERM} = 10% of I_{CHG} or 10 mA
- Precharge current: I_{PRECHG} = 20% of I_{CHG} or 20 mA
- · BIAS pin can be pulled down to disable charging

8.2.2.2 Detailed Design Procedure

The regulation voltage is set via the VSET pin to 3.6 V, the input voltage is 5 V and the charge current is programmed via the ISET pin to 100 mA.

 $R_{ISET} = [K_{ISET} / I_{CHG}]$

from electrical characteristics table. . . K_{ISFT} = 300 A Ω

 $R_{ISET} = [300 \text{ A}\Omega/0.1 \text{ A}] = 3 \text{ k}\Omega$

Selecting the closest 1% resistor standard value, use a 3.01-k Ω resistor between ISET and GND, for an expected I_{CHG} 99.67 mA.

8.2.2.3 Application Curves

For application curves, see 节 8.2.1.3.



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3.0 V and 18 V (up to 30 V tolerant) and current capability of at least the maximum designed charge current. If located more than a few inches from the IN and GND pins, a larger capacitor is recommended.

10 Layout

10.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from the IN pin to the GND pin and the output filter capacitor from the OUT pin to the GND pin should be placed as close as possible to the device, with short trace runs to both IN, OUT, and GND.

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
 from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
 power ground path.
- The high current charge paths into the IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

To achieve correct pin detection, the ISET pin and VSET pin resistors should be placed as close as possible to the device, with short trace runs to both ISET, VSET, and GND.

10.2 Layout Example




图 10-1. Board Layout Example

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

ZHCSQ82 - SEPTEMBER 2022



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 12-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ25176MDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	176M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司