







BQ25172 ZHCSPT0 - JUNE 2022

适用于1至6节镍氢电池的800mA线性电池充电器 BQ25172:

1 特性

- 可承受高达 30V 的输入电压 •
 - 自动睡眠模式,可降低功耗
 - 350nA 电池泄漏电流
 - 禁用充电时,输入泄漏电流为 85µA
- 通过间歇性充电功能支持1节至6节镍氢电池
- 操作可使用外部电阻器进行编程
 - VSET 用于设置镍氢电池节数(1节至6节)
 - 用于设置 10mA 至 800mA 充电电流的 ISET
 - TMR 用于设置充电安全计时器时间 (4小时至22小时)
- 高精度
 - 充电电压精度为 ±0.5%
 - 充电电流精度为 ±10%
- 充电特性
 - NTC 热敏电阻输入用于监控电池温度
 - 禁用低温和高温充电
 - Vout ovp 在低温下降低
 - TS 引脚用于充电功能控制
 - 用于状态和故障指示的开漏输出
- 集成故障保护
 - 18V 输入过压保护
 - 基于 VSET 的输出过压保护
 - 1000mA 过流保护
 - 125°C 热调节;150°C 热关断保护
 - **OUT** 短路保护
 - VSET、ISET、TMR 引脚短路/开路保护

2 应用

- 车队管理、资产跟踪 •
- 气体检测仪
- 电子销售点 (ePOS)
- 美容美发
- 电动牙刷
- 脉搏血氧仪
- 血糖监控
- 红外温度计

3 说明

BQ25172 是一款集成 800mA 线性充电器,适用于工 业和医疗应用的1节至6节镍氢电池。 该器件具有为 电池充电的单电源输出。只要安全计时器期间内平均系 统负载不会妨碍电池充满电,就可以使系统负载与电池 并联。当系统负载与电池并联时,充电电流会由系统和 电池共享。


该器件仅在恒流模式下为镍氢电池充电,并在可编程计 时器到期或电池电压超过 VOUT OVP 阈值时终止充电周 期。在所有充电阶段,内部控制环路监控 IC 结温,并 在其超过内部温度阈值 T_{RFG} 时降低充电电流。

充电器功率级和充电电流感测功能均完全集成。该充电 器具有高精度电流、充电状态显示和基于计时器的充电 终止功能。可通过外部电阻器对串联电池数、充电电流 和充电计时器进行编程。间歇充电允许镍氢电池在其电 压低于再充电阈值时自动再充电,以缩短计时器持续时 间。

哭件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)	
BQ25172	WSON (8)	2.0mm x 2.0mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图





Table of Contents

1	特性1	
2	应用1	
	说明1	
	Revision History2	
5	Pin Configuration and Functions	
6	Specifications4	
	6.1 Absolute Maximum Ratings4	
	6.2 ESD Ratings 4	
	6.3 Recommended Operating Conditions4	
	6.4 Thermal Information5	
	6.5 Electrical Characteristics	
	6.6 Timing Requirements7	
	6.7 Typical Characteristics8	
7	Detailed Description	
	7.1 Overview	
	7.2 Functional Block Diagram10	
	7.3 Feature Description11	

7.4 Device Functional Modes	16
8 Application and Implementation	17
8.1 Application Information	
8.2 Typical Applications	
9 Power Supply Recommendations	<mark>20</mark>
10 Layout	
10.1 Layout Guidelines	20
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
11.2 接收文档更新通知	
11.3 支持资源	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	22

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
June 2022	*	Initial Release



5 Pin Configuration and Functions




图 5-1. DSG Package WSON 8-Pin Top View

表 5-1. Pin Functions

P	IN	1/0	DESCRIPTION		
NAME	NUMBER		DESCRIPTION		
IN	1	Р	Input power, connected to external DC supply. Bypass IN with a \geqslant 1- μ F capacitor to GND, placed close to the IC.		
ISET	2	I	Programs the device charge current. External resistor from ISET to GND defines charge current value. Expected range is 30 k Ω (10 mA) to 375 Ω (800 mA). ICHG = K _{ISET} / R _{ISET} .		
TS	3	I	Temperature qualification voltage input. Connect a negative temperature coefficient (NTC) thermistor directly from TS to GND (AT103-2 recommended). Charge suspends when the TS pin voltage is out of range. VOUT_OVP is reduced in cool region. If TS function is not needed, connect an external 10-k Ω resistor from this pin to GND. Pulling V _{TS} < V _{TS_ENZ} disables the charger.		
GND	4	-	Ground pin		
STAT	5	0	Open drain charge status indication output. Connect to the pullup rail via a 10-k Ω resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When a fault condition is detected, the STAT pin blinks at 1 Hz.		
TMR	6	I	Connect to a pulldown resistor to program charge safety timer duration. Valid resistor range is 3.6 k Ω to 36 k Ω . Refer to \ddagger 7.3.1.2.		
VSET	7	I	Programs the number of series NiMH cells. Valid resistor range is 3.6 k Ω to 62 k Ω . Recommend using a ±1% tolerance resistor with <200 ppm/°C temperature coefficient. Refer to \ddagger 7.3.1.3.		
OUT	8	Р	Battery connection. System load may be connected in parallel to the battery. Bypass OUT with a \ge 1- μ F capacitor to GND, placed close to the IC.		
Thermal Pad	—	—	Exposed pad beneath the IC for heat dissipation. Solder thermal pad to the board with vias connecting to solid GND plane.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	IN	- 0.3	30	V
Voltage	OUT	- 0.3	13	V
Voltage	ISET, STAT, TMR, TS, VSET	- 0.3	5.5	V
Output Sink Current	STAT		5	mA
Junction temperature, T _J		- 40	150	°C
Storage temperature, T _{stg}		- 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	3.0	18	V
V _{OUT}	Output voltage		10.5	V
I _{OUT}	Output current		0.0	A
TJ	Junction temperature	- 40	125	°C
C _{IN}	IN capacitor	1		μF
C _{OUT}	OUT capacitor	1		μF
R _{TMR}	TMR resistor	3.6	36	kΩ
R _{VSET}	VSET resistor	3.6	62	kΩ
R _{TMR_VSET_TOL}	Tolerance for TMR, and VSET resistors	-1	1	%
R _{TMR_VSET_TEMPCO}	Temperature coefficient for TMR, and VSET resistors		200	ppm/ ℃
R _{ISET}	ISET resistor	0.375	30	kΩ
R _{TS}	TS thermistor resistor (recommend 103AT-2)		10	kΩ



6.4 Thermal Information

		BQ25172	
	THERMAL METRIC ⁽¹⁾	DSG(WSON)	UNIT
		8 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	75.2	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	93.4	°C/W
R _{0 JB}	Junction-to-board thermal resistance	41.8	°C/W
ΨJT	Junction-to-top characterization parameter	3.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.7	°C/W
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	17.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5



6.5 Electrical Characteristics

 $3.0V < V_{IN} < 18V$ and $V_{IN} > V_{OUT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CI	URRENTS					
	Quiescent output ourpet (QUT)	OUT= 4.2V, IN floating or IN = 0V - 5V, Charge Disabled, $T_J = 25 ^{\circ}\text{C}$		0.350	0.6	μA
I _{Q_OUT}	Quiescent output current (OUT)	OUT= 4.2V, IN floating or IN = 0V - 5V, Charge Disabled, T_J < 105 °C		0.350	0.8	μA
		OUT = 8.4V, IN floating or IN = 0V - 14V, Charge Disabled, T_J = 25 °C		0.8	1.2	μA
IQ_OUT	Quiescent output current (OUT)	OUT = 8.4V, IN floating or IN = 0V - 14V, Charge Disabled, T _J < 105 °C		0.8	1.5	μA
I _{SD_IN_TS}	Shutdown input current (IN) with charge disabled via TS pin	IN = 5V, Charge Disabled (V _{TS} < V _{TS_ENZ}), no battery		80	110	μA
I _{STANDBY_IN}	Standby input current (IN) with charge terminated	IN = 5V, Charge Enabled, charge terminated		190		μA
ISTANDBY_IN	Standby input current (IN) with charge terminated	IN = 14V, Charge Enabled, charge terminated		230		μA
I _{Q_IN}	Quiescent input current (IN)	IN = 5V, OUT = 3.8V, Charge Enabled, ICHG = 0A		0.45	0.6	mA
I _{Q_IN}	Quiescent input current (IN)	IN = 14V, OUT = 7.6V, Charge Enabled, ICHG = 0A		0.45	0.6	mA
INPUT		· · · · · ·				
V _{IN_OP}	IN operating range		3.0		18	V
V _{IN_LOWV}	IN voltage to start charging	IN rising	3.05	3.09	3.15	V
V _{IN_LOWV}	IN voltage to stop charging	IN falling	2.80	2.95	3.10	V
V _{SLEEPZ}	Exit sleep mode threshold	IN rising, V_{IN} - V_{OUT} , OUT = 4V	95	135	175	mV
V _{SLEEP}	Sleep mode threshold hysteresis	IN falling, V_{IN} - V_{OUT} , OUT = 4V		80		mV
V _{IN_OV}	VIN overvoltage rising threshold	IN rising	18.1	18.4	18.7	V
V _{IN_OVZ}	VIN overvoltage falling threshold	IN falling		18.2		V
CONFIGURATI	ON PINS SHORT/OPEN PROTECTION	· · ·				
R _{ISET_SHORT}	Resistor value considered short	R _{ISET} below this at startup, charger does not initiate charge, power cycle or TS toggle to reset			350	Ω
R _{VSET_SHORT}	Resistor value considered short	R _{VSET} below this at startup, charger does not initiate charge, power cycle or toggle to reset			2.8	kΩ
R _{VSET_OPEN}	Resistor value considered open	R _{VSET} above this at startup, charger does not initiate charge, power cycle or toggle to reset	80			kΩ
R _{TMR_SHORT}	Resistor value considered short	R _{TMR} below this at startup, charger latches off, power cycle or TS toggle to reset			2.8	kΩ
R _{TMR_OPEN}	Resistor value considered open	R _{TMR} above this at startup, charger latches off, power cycle or TS toggle to reset	45			kΩ
BATTERY CHA	RGER	· · · · · ·				
I _{CHG_RANGE}	Typical charge current regulation range		10		800	mA
K _{ISET}	Charge current setting factor, I_{CHG} = K_{ISET} / R_{ISET}	10mA < ICHG < 800mA	270	300	330	AΩ
		R _{ISET} = 375 Ω , OUT = 3.8V	720	800	880	mA
1	Charge autrent accuracy	R _{ISET} = 600 Ω , OUT = 3.8V	450	500	550	mA
ICHG_ACC	Charge current accuracy	R _{ISET} = 3.0k Ω , OUT = 3.8V	90	100	110	mA
		R _{ISET} = 30k Ω , OUT = 3.8V	9	10	11	mA



6.5 Electrical Characteristics (continued)

 $3.0V < V_{IN} < 18V$ and $V_{IN} > V_{OUT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RECHG}	Battery recharge threshold, per cell	OUT falling, VSET configured for 2-cell	1.305	1.330	1.355	V
D		IOUT = 400mA, T _J = 25°C		845	1000	mΩ
R _{ON}	Charging path FET on-resistance	IOUT = 400mA, T _J = -40 - 125°C		845	1450	mΩ
BATTERY CHAR	GER PROTECTION					
V _{OUT_OVP}	OUT overvoltage rising threshold, per cell	VOUT rising, TS normal	1.65	1.70	1.75	V
V _{OUT_OVP}	OUT overvoltage falling threshold, per cell	VOUT falling, TS normal	1.40	1.45	1.50	v
VOUT_OVP_TSCOOL	OUT overvoltage rising threshold, per cell	VOUT rising, TS in cool range	1.45	1.50	1.55	v
VOUT_OVP_TSCOOL	OUT overvoltage falling threshold, per cell	VOUT falling, TS in cool range	1.30	1.35	1.40	v
I _{OUT_OCP}	Output current limit threshold	IOUT rising	0.9	1	1.1	Α
TEMPERATURE	REGULATION AND TEMPERATURE SI	HUTDOWN				
T _{REG}	Typical junction temperature regulation			125		°C
т.	Thermal shutdown rising threshold	Temperature increasing		150		°C
T _{SHUT}	Thermal shutdown falling threshold	Temperature decreasing		135		°C
BATTERY-PACK	NTC MONITOR					
I _{TS_BIAS}	TS nominal bias current		36.5	38	39.5	μA
M	Cold temperature threshold	TS pin voltage rising (approx. 0°C)	0.99	1.04	1.09	V
V _{COLD}	Cold temperature exit threshold	TS pin voltage falling (approx. 4°C)	0.83	0.88	0.93	V
	Cool temperature threshold; V _{OUT_OVP} reduced	TS pin voltage rising (approx. 10°C)	650	680	710	mV
V _{COOL}	Cool temperature exit threshold; V _{OUT_OVP} returns to normal	TS pin voltage falling (approx. 13°C)	580	610	640	mV
\/	Hot temperature threshold	TS pin voltage falling (approx. 45°C)	176	188	200	mV
V _{HOT}	Hot temperature exit threshold	TS pin voltage rising (approx. 40°C)	208	220	232	mV
V _{TS_ENZ}	Charge Disable threshold. Crossing this threshold shall shutdown IC	TS pin voltage falling	40	50	60	mV
V _{TS_EN}	Charge Enable threshold. Crossing this threshold shall restart IC operation	TS pin voltage rising	65	75	85	mV
V _{TS_CLAMP}	TS maximum voltage clamp	TS pin open-circuit (float)	2.3	2.6	2.9	V
LOGIC OUTPUT	PIN (STAT)					
V _{OL}	Output low threshold level	Sink current = 5mA			0.4	V
IOUT BIAS	High-level leakage current	Pull up rail 3.3V			1	μA

6.6 Timing Requirements


		MIN	NOM	MAX	UNIT
BATTERY CHARGER					
t _{TS_DUTY_ON}	TS turn-on time during TS duty cycle mode		100		ms
tTS_DUTY_OFF	TS turn-off time during TS duty cycle mode		2		S
tout_ocp_dgl	Deglitch time for I _{OUT_OCP} , IOUT rising		100		μs
t _{SAFETY}	Charge safety timer accuracy, R_{TMR} = 18k Ω	9.5	10	10.5	hr
tINTERMITTENT	Commercial Intermittent charge safety timer (NiMH), as percentage of $t_{\mbox{\scriptsize SAFETY}}$		20		%

7



6.7 Typical Characteristics

C_{IN} = 1 µF, C_{OUT} = 1 µF, V_{IN} = 5 V, V_{OUT} = 3.8 V, Temperature = Ambient (unless otherwise specified)





7 Detailed Description

7.1 Overview

The BQ25172 is an integrated 800-mA linear charger for 1-cell to 6-cell NiMH battery applications. The device has a single power output that charges the battery. When the system load is placed in parallel with the battery, the input current is shared between the system and the battery.

The device charges a NiMH battery in constant current mode only and terminates the charge cycle when the programmable timer, t_{SAFETY} , expires or the battery voltage exceeds the V_{OUT_OVP} threshold. An optional intermittent charging phase can be programmed to automatically recharge the NiMH battery for a reduced timer duration once its voltage falls below V_{RECHG} .

The charger includes flexibility in programming of the charge current, charge safety timer duration, and series cell-count. This charger is designed to work with a standard USB connection or dedicated charging adapter (DC output).

The charger also comes with a full set of safety features: battery temperature monitoring, overvoltage protection, charge safety timer, and configuration pin (VSET, ISET, TMR) short and open protection. Upon application of a valid input power source, the configuration pins are checked for short and open circuits. All of these features and more are described in detail in the following sections.


The charger is designed for a single path from the input to the output to charge the battery. Once the input adapter has been connected, the charge current is applied and the safety timer is started. The charge current is programmed using the ISET pin. The safety timer is programmed by the TMR pin.

Power dissipation in the IC is greatest at high charge currents and low battery voltages. If the IC temperature reaches T_{REG}, the IC enters thermal regulation, slows the timer clock by half, and reduces the charge current as needed to keep the temperature from rising any further.

Further details are described in \ddagger 7.3.



7.2 Functional Block Diagram





(1)

7.3 Feature Description

7.3.1 Device Power Up from Input Source

When an input source is plugged in and charge is enabled ($V_{TS} > V_{TS_EN}$), the device checks the input source voltage to turn on all the bias circuits. It detects and sets the charge current, safety timer length, and series cell-count before the linear regulator is started. The power-up sequence from input source is as listed:

- 1. ISET pin detection
- 2. TMR pin detection to select charge timer
- 3. VSET pin detection to select battery stack configuration
- 4. Charger power up

7.3.1.1 ISET Pin Detection

After a valid VIN is plugged in and $V_{TS} > V_{TS_EN}$, the device checks the resistor on the ISET pin for a short circuit ($R_{ISET} < R_{ISET_SHORT}$). If a short condition is detected, the charger remains in the FAULT state until the input or TS pin is toggled. If the ISET pin is open-circuit, the charger proceeds through pin detection and starts the charger with no charge current. The ISET pin is monitored while charging and changes in R_{ISET} while the charger is operating immediately translates to changes in charge current.

An external pulldown resistor (±1% or better is recommended to minimize charge current error) from the ISET pin to GND sets the charge current as:

 $I_{CHG} = \frac{K_{ISET}}{R_{ISET}}$

where:

- I_{CHG} is the desired charge current
- K_{ISET} is a gain factor found in the electrical characteristics
- RISET is the pulldown resistor from the ISET pin to GND

For charge currents below 50 mA, an extra RC circuit is recommended on ISET to achieve a more stable current signal. For greater accuracy at lower currents, part of the current-sensing FET is disabled to give better resolution.

7.3.1.2 TMR Pin Detection

The TMR pin is used to program the safety timer using a $\pm 1\%$ pulldown resistor. The available pulldown resistors and corresponding timer lengths are listed in the following table.

RESISTOR	CHARGE TIMER (HR)				
> 45 k Ω	No charge (open-circuit)				
36 k Ω	4 hr				
27 k Ω	6 hr				
24 k Ω	8 hr				
18 k Ω	10 hr				
15 k Ω	12 hr				
11 k Ω	14 hr				
8.2 k Ω	16 hr				
6.2 k Ω	18 hr				
4.7 k Ω	20 hr				

表 7-1. TMR Pin Resistor Value Table



表 7-1. TMR Pin Resistor Value Table (continued)					
RESISTOR	CHARGE TIMER (HR)				
3.6 k Ω	22 hr				
< 3.0 k Ω	No charge (short-circuit)				

If either a short- or open-circuit condition is detected, the charger stops operation and remains in the FAULT state until the input or TS pin is toggled.

Once a value has been detected, it is latched in and the pin is not continuously monitored during operation. A change in this pin is not acknowledged by the IC until the input supply or TS pin is toggled.

7.3.1.3 VSET Pin Detection

The VSET pin is used to program the device cell configuration using a ±1% pulldown resistor. The available pulldown resistors and corresponding cell configurations are listed in the following table.

RESISTOR	CELL COUNT
> 80 Ω	No charge (open-circuit)
62 k Ω	1-cell
47 k Ω	1-cell + intermittent charge
36 k Ω	2-cell
27 k Ω	2-cell + intermittent charge
24 k Ω	3-cell
18 k Ω	3-cell + intermittent charge
15 k Ω	4-cell
11 kΩ	4-cell + intermittent charge
8.2 k Ω	5-cell
6.2 k Ω	5-cell + intermittent charge
4.7 k Ω	6-cell
3.6 k Ω	6-cell + intermittent charge
< 3.0 k Ω	No charge (short-circuit)

表 7-2. VSET Pin Resistor Value Table

If either a short- or open-circuit condition is detected, the charger stops operation and remains in the FAULT state until the input or TS pin is toggled.

Once a valid resistor value has been detected, the corresponding cell configuration is latched in and the pin is not continuously monitored during operation. A change in this pin is not acknowledged by the IC until the input supply or TS pin is toggled.

7.3.1.4 Charger Power Up

After ISET, TMR, and VSET pin resistor values have been validated, the device proceeds to enable the charger. For more info see \ddagger 7.3.2.1.

7.3.2 Battery Charging Features

When charge is enabled ($V_{TS} > V_{TS EN}$), the device automatically completes a charging cycle according to the settings on the ISET, TMR, and VSET pins. Charging is terminated when the charge safety timer expires or battery voltage exceeds V_{OUT OVP}.

7.3.2.1 NiMH Battery Charging Profile

The device charges NiMH batteries in constant current mode only. The charge current programmed by ISET is the only current applied over the charging cycle, as shown in 8 7-1. The charge termination method for the



device is timer-based. The charge safety timer, t_{SAFETY}, sets the charging duration. Programming the charge safety timer is done with a pulldown resistor on the TMR pin.

Intermittent charging is designed to replenish the natural self-discharge of NiMH cells by restarting a short charge cycle (20% of t_{SAFETY}) when the output voltage falls below the V_{RECHG} threshold. If the intermittent charging function is disabled and a full charge cycle has been completed (safety timer expired with V_{OUT} above V_{RECHG}), the device does not start a new charge cycle automatically and requires input supply or TS pin toggle to initiate a new charge cycle.

If battery voltage is above V_{RECHG} at power up, the battery is considered full and the device does not charge. Once the battery voltage falls below V_{RECHG} , the device automatically begins charging. If the intermittent charging function is disabled, a single charge cycle is initiated with the safety timer duration programmed by the TMR pin. If intermittent charging is enabled, an intermittent charge cycle is initiated for 20% of the TMR programmed value.

When the charge timer (full-length or intermittent) expires, the battery voltage is checked again. If the battery voltage is below V_{RECHG} , a fault is reported through the STAT pin and further charging is prevented. If the charge timer expires with V_{OUT} above V_{RECHG} , the STAT pin indicates charge completed. In the case where the TS fault is within the cool threshold, V_{OUT} ovp is automatically reduced to V_{OUT} ovp TSCOOL voltage.

If the charger is in thermal regulation during charging, the actual charging current will be less than the programmed value. Termination by timer is still enabled, but the charging safety timer is counted at half the clock rate. For more information, refer to \ddagger 7.3.2.2.






图 7-1. NiMH Battery Charging Profile with Intermittent Charging Disabled







7.3.2.2 Charging Safety Timers

The device has built-in safety timers to prevent an extended charging cycle due to abnormal battery conditions. When the safety timer expires, the charge cycle ends.

During thermal regulation, the safety timer counts at half the clock rate as the actual charge current is likely to be below the ISET setting. For example, if the charger is in thermal regulation throughout the whole charging cycle and the safety timer is 10 hours, then the timer will expire in 20 hours.

During faults which disable charging, such as VIN OVP, BAT OVP, TSHUT, or TS faults, the timer is suspended. If the charging cycle is stopped and started again, the timer is reset (toggle of the TS pin restarts the timer).

The safety timer restarts counting when the charging cycle stops and restarts. This can occur as a result of the TS pin being toggled, the battery falling below the recharge threshold, or the input supply being toggled.

7.3.2.3 Battery Cold, Hot Temperature Qualification (TS Pin)

While charging, the device continuously monitors battery temperature by sensing the voltage at the TS pin. A negative temperature coefficient (NTC) thermistor should be connected between the TS and GND pins (recommend: 103AT-2). If temperature sensing is not required in the application, connect a fixed 10-k Ω resistor from the TS pin to GND to allow normal operation. Battery charging is allowed when the TS pin voltage falls between the V_{COLD} and V_{HOT} thresholds (typically 0°C to 45°C).

If the TS pin indicates battery temperature is outside this range, the device stops charging and enters the Standby state. Once battery temperature returns to normal conditions, charging resumes automatically.

In addition to battery temperature sensing, the TS pin can be used to disable the charger at any time by pulling TS voltage below V_{TS_ENZ} . The device disables the charger and consumes $I_{SD_IN_TS}$ from the input supply. In order to minimize quiescent current, the TS current source (I_{TS_BIAS}) is duty-cycled, with an on time of $t_{TS_DUTY_ON}$ and an off time of $t_{TS_DUTY_OFF}$. After the TS pin pulldown is released, the device may take up to $t_{TS_DUTY_OFF}$ to turn I_{TS_BIAS} back on. After the source is turned on, the TS pin voltage goes above V_{TS_EN} and reenables charger operation. The device treats this TS pin toggle as an input supply toggle, triggering a device power up from input source (see $\ddagger 7.3.1$).



7.3.3 Status Outputs (STAT)

7.3.3.1 Charging Status Indicator (STAT)

The device indicates the charging state on the open-drain STAT pin as listed in the following table. This pin can drive an LED.

A 1-5. STAT FIT States							
CHARGING STATE	STAT PIN STATE						
Charge completed (TMR_EXP), charger in Sleep mode or charge disabled	High						
Charge in progress (including intermittent charge active)	Low						
Fault (VIN OVP, BAT OVP, BAT OCP, or VSET, ISET, TMR pin short or open)	Blink at 1 Hz						

表 7-3. STAT Pin States

7.3.4 Protection Features

The device closely monitors input and output voltages, as well as internal FET current and temperature for safe linear regulator operation.

7.3.4.1 Input Overvoltage Protection (VIN OVP)


If the voltage at the IN pin exceeds V_{IN_OV} , the device turns off, the safety timer suspends counting, and the device enters Standby mode. Once the IN voltage recovers to a normal level, the charge cycle and the safety timer automatically resume operation.

7.3.4.2 Output Overvoltage Protection (BAT OVP)

If the voltage at the OUT pin exceeds V_{OUT_OVP} , the device immediately stops charging, the safety timer suspends counting, and the device enters Standby mode. Once the OUT voltage recovers to a normal level, the charge cycle and the safety timer resume operation.

7.3.4.3 Output Overcurrent Protection (BAT OCP)

During normal operation, the OUT current should be regulated to the ISET programmed value. However, if a short circuit occurs on the ISET pin, the OUT current may rise to an unintended level. If the current at the OUT pin exceeds I_{OUT_OCP} , the device turns off after a deglitch, $t_{OUT_OCP_DGL}$, the safety timer resets the count, and the device remains latched off. An input supply or pin toggle is required to restart operation.







7.3.4.4 Thermal Regulation and Thermal Shutdown (TREG and TSHUT)

The device monitors its internal junction temperature (T_J) to avoid overheating and to limit the IC surface temperature. When the internal junction temperature exceeds the thermal regulation limit, the device automatically reduces the charge current to maintain the junction temperature at the thermal regulation limit (TREG). During thermal regulation, the safety timer runs at half the clock rate and the actual charging current is reduced below the programmed value on the ISET pin.

Additionally, the device has thermal shutdown to turn off the linear regulator when the IC junction temperature exceeds the TSHUT threshold. The charger resumes operation when the IC die temperature decreases below the TSHUT falling threshold.

7.4 Device Functional Modes

7.4.1 Shutdown or Undervoltage Lockout (UVLO)

The device is in the shutdown state if the IN pin voltage is less than V_{IN_LOWV} . The internal circuitry is powered down, all the pins are high impedance, and the device draws from the input supply. Once the IN voltage rises above the V_{IN_LOWV} threshold, the IC enters Sleep mode or Active mode depending on the OUT pin voltage.

7.4.2 Sleep Mode

The device is in Sleep mode when $V_{IN_LOWV} < V_{IN} < V_{OUT} + V_{SLEEPZ}$. The device waits for the input voltage to rise above $V_{OUT} + V_{SLEEPZ}$ to start operation.

7.4.3 Active Mode

The device is powered up and charges the battery when the TS pin is above V_{TS_ENZ} and the IN voltage ramps above both V_{IN_LOWV} and V_{OUT} + V_{SLEEPZ} . The device draws I_{Q_IN} from the supply to bias the internal circuitry. For details on the device power-up sequence, refer to $\ddagger 7.3.1$.

7.4.3.1 Standby Mode

The device is in Standby mode if a valid input supply is present and charge is terminated or if a recoverable fault is detected. The internal circuitry is partially biased, and the device continues to monitor for either V_{OUT} to drop below V_{RECHG} or the recoverable fault to be removed.

7.4.4 Fault Mode

The fault conditions are categorized into recoverable and nonrecoverable as follows:

- Recoverable, from which the device should automatically recover once the fault condition is removed:
 - VIN OVP
 - BAT OVP
 - TS HOT
 - TS COLD
- Nonrecoverable, requiring pin or input supply toggle to resume operation:
 - BAT OCP
 - ISET pin short detected
 - Charge timer expires with V_{OUT} below V_{RECHG}



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

A typical application consists of the device configured as a standalone battery charger for a 1-cell to 6-cell NiMH battery. The charge voltage and number of cells is configured using a pulldown resistor on the VSET pin. The charge current is configured using a pulldown resistor on the ISET pin. A battery thermistor may be connected to the TS pin to allow the device to monitor battery temperature and control charging. Pulling the TS pin below V_{TS_ENZ} disables the charging function. The safety timer is programmable through a pullown resistor on the TMR pin. Faults are indicated through the STAT pin.

8.2 Typical Applications

8.2.1 NiMH Charger Design Example




图 8-1. BQ25172 Simple Schematic

8.2.1.1 Design Requirements

The design requirements include the following:

- Input supply up to 18 V
- Battery: 4-cell NiMH, R_{VSET} = 11 k Ω
- Fast charge current: I_{CHG} = 30 mA
- Recharge voltage for intermittent cycles: V_{RECHG} = 1.33V x 4 = 5.32 V
- Charge safety timer: R_{TMR} = 8.2 k Ω, t_{SAFETY}: 16 hr
- TS Battery temperature sense = $10-k \Omega$ NTC (103AT-2)
- TS can be pulled low to disable charging

8.2.1.2 Detailed Design Procedure


The regulation voltage is set via the VSET pin to 2s NiMH, the input voltage is 5 V and the charge current is programmed via the ISET pin to 500 mA.

Selecting the closest 1% resistor standard value, use a 604- Ω resistor between ISET and GND, for an expected I_{CHG} 497 mA.


8.2.1.3 Application Curves

 C_{IN} = 1 µF, C_{OUT} = 1 µF, V_{IN} = 5 V, V_{OUT} = 3.8 V (unless otherwise specified)











9 Power Supply Recommendations


The device is designed to operate from an input voltage supply range between 3 V and 18 V (tolerant up to 30 V) and current capability of at least the maximum designed charge current. If located more than a few inches from the IN and GND pins, a larger capacitor is recommended.

10 Layout

10.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from the IN pin to the GND pin and the output filter capacitor from the OUT pin to the GND pin should be placed as close as possible to the device, with short trace runs to both IN, OUT, and GND.

- All low current GND connections should be kept separate from the high current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into the IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.



10.2 Layout Example

图 10-1. BQ25172 Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25172DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B172	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DSG 8

2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司