











bq24251, bq24253

ZHCSAF6H -OCTOBER 2012-REVISED AUGUST 2015

# 具有电源路径管理功能的 bq2425x 2A 单输入 I<sup>2</sup>C 独立开关模式锂离子电池 充电器

### 1 特性

- 具有独立电源路径的高效开关模式充电器
- 从深度放电电池或者在缺少电池的情况下启动系统
- USB 充电兼容
  - 100mA、500mA、900mA、1.5A 和 2A 可选输入电流限制
- BC1.2 兼容 D+、D- 检测
- 在主机模式下(在 I<sup>2</sup>C 通信开始之后、看门狗计时 器超时之前)
  - 可编程电池充电电压 (V<sub>BATREG</sub>)
  - 可编程充电电流 (I<sub>CHG</sub>)
  - 可编程输入电流限值 (I<sub>LIM</sub>)
  - 基于输入电压的可编程动态电源管理阈值 (V<sub>IN DPM</sub>)
  - 可编程输入过压保护阈值 (V<sub>OVP</sub>)
  - 可编程安全计时器
- 针对以下各项的电阻器可编程默认值:
  - 具有电流监控输出的高达 2A 的 I<sub>CHG</sub> (ISET)
  - 具有电流监控输出的高达 2A 的 I<sub>LIM</sub> (ILIM)
  - V<sub>IN DPM</sub> (VDPM)
- 看门狗计时器禁用位
- 集成 4.9V、50mA LDO
- 完整的系统级保护
  - 输入 UVLO、输入过压保护 (OVP)、电池 OVP、睡眠模式、VIN DPM
  - 输入电流限制
  - 充电电流限制
  - 热调节
  - 热关断
  - 符合 JEITA 标准的基于电压的 NTC 监控输入
  - 安全计时器
- 22V 绝对最大输入电压额定值
- 10.5V 最大运行输入电压
- 用于实现高达 2A 的充电速度的低 R<sub>DS(on)</sub> 集成功率 FET
- 开漏状态输出

- 可支持小型电感器的运行频率为 3MHz 的同步固定 频率 PWM 控制器
- AnyBoot 可靠电池检测算法
- 用于在任一给定充电电流上缩短充电时间的充电时间优化器
- 2.40mm x 2.00mm 30 焊球 DSBGA 和 4mm x 4mm 24 引脚 QFN 封装

### 2 应用

- 手机和智能手机
- MP3 播放器
- 便携式媒体播放器
- 手持设备


### 3 说明

bq24251 和 bq24253 是高度集成的单节锂离子电池充电器和系统电源路径管理器件,适用于采用高容量电池的空间受限型便携式 应用。单节电池充电器具有一个由 USB 端口或交流壁式适配器供电的单一输入,用于提供多用途解决方案。

#### 器件信息(1)

| 器件型号    | 封装         | 封装尺寸 (标称值)      |  |  |
|---------|------------|-----------------|--|--|
| bq24251 | VQFN (24)  | 4.00mm x 4.00mm |  |  |
| bq24253 | DSBGA (30) | 2.40mm x 2.00mm |  |  |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





| ~ ~ ~ ~ |
|---------|
| אניו    |
|         |

|                                      |                                                                                                                                                   | 口水                                                                                     |                      |                        |                                                                |
|--------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|----------------------|------------------------|----------------------------------------------------------------|
| 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8 | 特性                                                                                                                                                | 1<br>1<br>2<br>4<br>4<br>5<br>3<br>8<br>8<br>8<br>8<br>9<br>9<br>4<br>6<br>6<br>6<br>7 | 10<br>11<br>12<br>13 | 12.1 Layout Guidelines | 31<br>33<br>39<br>39<br>42<br>42<br>43<br>44<br>45<br>45<br>46 |
| han                                  | 多订历史记录<br>之前版本的页码可能与当前版本有所不同。<br>Iges from Revision G (January 2015) to Revision H<br>是更改将 20V最大输入电压额定值特性项目更改成了 22<br>品删除 在整个产品说明书中删除了 bq24250 器件 | <b>2V</b> ,以匹                                                                          |                      |                        |                                                                |

# Changes from Revision F (December 2014) to Revision G

Page

#### Changes from Revision E (December 2013) to Revision F

Page

### Changes from Revision D (July 2013) to Revision E

Page

- Changed text string in the Input Over-Voltage Protection description from: "...turns the battery FET, sends a single



|          | 256-μs pulse is sent on the STAT and INT outputs" to "turns on the battery FET, sends a single 256-μs pulse or the STAT and INT outputs"                                                                                                                                                                                                                                                                                                                                                                                       |      |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
|          | Added Serial Interface Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |      |
|          | Changed Register #3 description, B1(4)(5) Name from: "USB_DET_1/EN1" to: "USB_DET_1/EN2"                                                                                                                                                                                                                                                                                                                                                                                                                                       |      |
|          | Changed Register #3 description, B0(LSB) Name from: "USB_DET_0/EN0" to: "USB_DET_0/EN1"                                                                                                                                                                                                                                                                                                                                                                                                                                        |      |
| •        | Changed Register #3 description, B1(4)(5) and B0(LSB) FUNCTION entries from: "Return USB detection result or pin EN1/EN0 status –" to "Return USB detection result or pin EN2/EN1 status –"; changed 00 - DCP detected / from: "EN1=0, EN0=0" to: "EN2=0, EN1=0"; changed 01 - CDP detected / from: "EN1=0, EN0=1" to: "EN2=0, EN1=1"; changed 10 - SDP detected / from: "EN1=1, EN0=0" to: "EN2=1, EN1=0"; and changed 11 - Apple/TT or non-standard adaptor detected / from: "EN1=1, EN0=1" to: "EN2=1, EN1=1", respectively |      |
| Cł       | nanges from Revision C (June 2013) to Revision D                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Page |
| •        | Changed VDPM Pin Description regulator reference from "1.23V" to "1.2"                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 6    |
| •        | Changed text string in D+/D- pin description from "will remain low" to "will remain high impedance"                                                                                                                                                                                                                                                                                                                                                                                                                            |      |
| •        | Added SCL and SDA to Pin Voltage Range spec in the Absolute Maximum Ratings table                                                                                                                                                                                                                                                                                                                                                                                                                                              |      |
| •        | Changed spec conditions for Output Current (Continuous), from "IN, SW, SYS, BAT" to "IN, SYS, BAT" in ABS  Max Ratings table                                                                                                                                                                                                                                                                                                                                                                                                   |      |
| •        | Changed Figure 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 25   |
| •        | Added text to NTC Monitor description for clarification.                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |      |
| •        | Added text to Safety Timer description for clarification.                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 28   |
| •        | Changed Fault Condition from "Input Good" to "Input Fault & LDO Low" in Fault Conditions table                                                                                                                                                                                                                                                                                                                                                                                                                                 | 29   |
| •        | Changed Register #2 Reset state from "1010 1100" to "xxxx 1100"                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 34   |
| •        | Changed Register #4 Reset state from "0000 0000" to "1111 1000"                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 35   |
| •        | Changed Bit B7, B6, B5, B4, B3 FUNCTION description from "(default 0)" to "(default 1)"                                                                                                                                                                                                                                                                                                                                                                                                                                        | 35   |
| •        | Changed Register #4 Footnote (1) text from "current is 500ma" to "current is external"                                                                                                                                                                                                                                                                                                                                                                                                                                         | 35   |
| •        | Changed <b>TS_EN</b> description from "When set to a '1' the TS function is disabled" to "When set to a '0', the TS function is disabled"                                                                                                                                                                                                                                                                                                                                                                                      | 37   |
| •        | Added text to TS_STAT description for clarification                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 37   |
| •        | Changed Register #7, Bit B3 FUNCTION description from "if TERM is true or EN_PTM is true" to "if TERM is true or Force PTM s true"                                                                                                                                                                                                                                                                                                                                                                                             | 38   |
| CŁ       | nanges from Revision B (May 2013) to Revision C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Page |
|          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |      |
| <u> </u> | 已删除 从器件 bq24250YFF、bq24251YFF、bq24251RGE 和 bq24253RGE 中删除了"预览"状态注释                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 46   |
| Cł       | nanges from Revision A (March 2013) to Revision B                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Page |
| <u>.</u> | 已添加 在"订购信息"表中向器件添加了"预览"状态(bq24250RGER 和 bq24250RGET 除外)                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 46   |
| Cł       | nanges from Original (October 2012) to Revision A                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Page |
| •        | 从"产品简介"更改成了"完整的产品说明书"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 1    |
| •        | Added Typical Characteristics graphs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |      |
| •        | Changed Equation (3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 20   |
| •        | Changed text in the F/S Mode Protocol section from "to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0" to "to either transmit data to the slave (R/W bit 0) or receive data from the slave (R/W bit 1)" for clarification.                                                                                                                                                                                                                                                            | 32   |
| _        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |      |



### 5 说明 (续)

电源路径管理功能使得 bq24251 和 bq24253 能够在对电池进行独立充电的同时通过一个高效的直流/直流转换器为系统供电。此充电器一直监视电池电流并在系统负载所需电流高于输入电流限值时减小充电电流。该减小的充电电流可实现正常的充电终止并且使得系统能够在电池组有缺陷或不存在电池组的情况下运行。此外,该减小的充电电流使得即使在电池已完全放电或没有电池的情况下也能够瞬时启动系统。当适配器无法提供峰值系统电流时,此电源路径管理架构还允许电池补充系统电流要求。该电流要求补充支持使用较小的适配器。

电池充电分为四个阶段:涓流充电、预充电、恒定电流和恒定电压。在所有充电阶段,一个内部控制环路监视 IC 结温并且在超过内部温度阈值时减小充电电流。此外,还包括一个基于电压且符合 JEITA 标准的电池组热敏电阻器 监控输入 (TS),用于监控电池温度,以实现安全充电。


### 6 Device Options


| DEVICE  | DEFAULT<br>OVP | D+/D- OR<br>EN1/EN2     | INT OR PG | DEFAULT<br>V <sub>OREG</sub> | MINSYS | TS PROFILE | I <sup>2</sup> C OR<br>STAND<br>ALONE | I <sup>2</sup> C<br>ADDRESS |
|---------|----------------|-------------------------|-----------|------------------------------|--------|------------|---------------------------------------|-----------------------------|
| bq24251 | 10.5 V         | D+/D-                   | PG        | 4.2 V                        | 3.5V   | JEITA      | $I^2C + SA$                           | 0x6A                        |
| bq24253 | 10.5 V         | D+/D-<br>and<br>EN1/EN2 | PG        | 4.2 V                        | 3.5 V  | JEITA      | SA Only                               | N/A                         |





### 7 Pin Configuration and Functions

YFF Package / RGE Package 30-Pin DSBGA / 24-Pin QFN Top View / Top View











### **Pin Functions**

|                      | PIN Functions PIN |       |                   |       |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |  |  |
|----------------------|-------------------|-------|-------------------|-------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| NAME bq24251 bq24253 |                   |       |                   |       |     | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                   |  |  |  |
| IVAIVLE              | YFF RGE           |       | _                 |       | 1/0 | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                   |  |  |  |
| IN                   | A5,B5,C5          | 19    | A5,B5,C5          | 19    | ı   | Input power supply. IN is connected to the external DC supply (AC adapter or USB port). Bypass IN to PGND with >2µF ceramic capacitor                                                                                                                                                                                                                                                                                                                         |  |  |  |
| PMID                 | D5                | 20    | D5                | 20    | I   | Connection between blocking FET and high-side FET.                                                                                                                                                                                                                                                                                                                                                                                                            |  |  |  |
| sw                   | A4, B4, C4        | 17–18 | A4, B4, C4        | 17–18 | 0   | Inductor Connection. Connect to the switching side of the external inductor.                                                                                                                                                                                                                                                                                                                                                                                  |  |  |  |
| воот                 | E5                | 21    | E5                | 21    | 1   | High Side MOSFET Gate Driver Supply. Connect a 0.033μF ceramic capacitor (voltage rating > 15V) from BOOT to SW to supply the gate drive for the high side MOSFETs.                                                                                                                                                                                                                                                                                           |  |  |  |
| PGND                 | A3, B3, C3,<br>F3 | 15–16 | A3, B3, C3,<br>F3 | 15–16 |     | Ground terminal. Connect to the ground plane of the circuit.                                                                                                                                                                                                                                                                                                                                                                                                  |  |  |  |
| SYS                  | A2, B2, C2        | 13–14 | A2, B2, C2        | 13–14 | ı   | System Voltage Sense and switched-mode power supply (SMPS) output filter connection. Connect SYS to the system output at the output bulk capacitors. Bypass SYS locally with $>20\mu F$ .                                                                                                                                                                                                                                                                     |  |  |  |
| BAT                  | A1, B1, C1        | 11–12 | A1, B1, C1        | 11–12 | I/O | Battery Connection. Connect to the positive terminal of the battery. Additionally, bypass BAT with a >1 $\mu$ F capacitor.                                                                                                                                                                                                                                                                                                                                    |  |  |  |
| TS                   | F1                | 9     | F1                | 9     | I   | Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider from LDO to GND. The NTC is connected from TS to GND. The TS function provides 4 thresholds for JEITA or PSE compatibility. See the <i>NTC Monitor</i> section for more details on operation and selecting the resistor values.                                                                                                                                                  |  |  |  |
| VDPM                 | E4                | 23    | E4                | 23    | I   | Input DPM Programming Input. Connect a resistor divider between IN and GND with VDPM connected to the center tap to program the Input Voltage based Dynamic Power Management threshold (V <sub>IN_DPM</sub> ). The input current is reduced to maintain the supply voltage at V <sub>IN_DPM</sub> . The reference for the regulator is 1.2V. Short pin to GND if external resistors are not desired—this sets a default of 4.68V for the input DPM threshold. |  |  |  |
| ISET                 | D1                | 10    | D1                | 10    | ı   | Charge Current Programming Input. Connect a resistor from ISET to GND to program the fast charge current. The charge current is programmable from 300mA to 2A.                                                                                                                                                                                                                                                                                                |  |  |  |
| ILIM                 | F5                | 22    | F5                | 22    | 1   | Input Current Limit Programming Input. Connect a resistor from ILIM to GND to program the input current limit for IN. The current limit is programmable from 0.5A to 2A. ILIM has no effect on the USB input. If an external resistor is not desired, short to GND for a 2A default setting.                                                                                                                                                                  |  |  |  |
| CE                   | D4                | 1     | D4                | 1     | ı   | Charge Enable Active-Low Input. Connect CE to a high logic level to place the battery charger in standby mode.                                                                                                                                                                                                                                                                                                                                                |  |  |  |
| EN1                  | _                 | -     | F2                | 5     | I   | Input Current Limit Configuration Inputs. Use EN1, and EN2                                                                                                                                                                                                                                                                                                                                                                                                    |  |  |  |
| EN2                  | _                 |       | E2                | 6     | I   | to control the maximum input current and enable USB compliance. See Table 1 for programming details.                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| CHG                  | -                 | -     | E3                | 7     | 0   | Charge Status Open Drain Output. CHG is pulled low when a charge cycle starts and remains low while charging. CHG is high impedance when the charging terminates and when no supply exists. CHG does not indicate recharge cycles.                                                                                                                                                                                                                            |  |  |  |
| PG                   | E1                | 8     | E1                | 8     | 0   | Power Good Open Drain Output. $\overline{PG}$ is pulled low when a valid supply is connected to IN. A valid supply is between $V_{BAT}+V_{SLP}$ and $V_{OVP}$ . If no supply is connected or the supply is out of this range, $\overline{PG}$ is high impedance.                                                                                                                                                                                              |  |  |  |



# Pin Functions (continued)

|      |         | P    | IN   |      |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |  |  |
|------|---------|------|------|------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| NAME | bq24    | 4251 | bq24 | 4253 | 1/0 | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |
|      | YFF RGE |      | YFF  | RGE  |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |  |  |
| STAT | E3      | 7    | _    | _    | 0   | Status Output. STAT is an open-drain output that signals charging status and fault interrupts. STAT pulls low during charging. STAT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 256 $\mu s$ pulse is sent out as an interrupt for the host. STAT is enabled/disabled using the EN_STAT bit in the control register. STAT will indicate recharge cycles. Connect STAT to a logic rail using an LED for visual indication or through a $10 k\Omega$ resistor to communicate with the host processor. |  |  |
| INT  | -       | _    | _    | _    | 0   | Status Output. INT is an open-drain output that signals charging status and fault interrupts. INT pulls low during charging. INT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 256 $\mu s$ pulse is sent out as an interrupt for the host. INT will indicate recharge cycles. Connect INT to a logic rail through a $10k\Omega$ resistor to communicate with the host processor.                                                                                                                     |  |  |
| SCL  | E2      | 6    | _    | _    | I   | $I^2C$ Interface Clock. Connect SCL to the logic rail through a $10k\Omega$ resistor.                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |  |  |
| SDA  | F2      | 5    | _    | _    | I/O | $I^2C$ Interface Data. Connect SDA to the logic rail through a $10k\Omega$ resistor.                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |  |  |
| D+   | D3      | 2    | D3   | 2    | I   | BC1.2 compatible D+/D- Based Adapter Detection. Detects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |  |
| D-   | D2      | 3    | D2   | 3    | I   | DCP, SDP, and CDP. Also complies with the unconnected dead battery provision clause. D+ and D- are connected to the D+ and D− outputs of the USB port at power up. Also includes the detection of Apple <sup>™</sup> and TomTom <sup>™</sup> adapters where a 500mA input current limit is enabled. The PG pin will remain high impedance until the detection has completed.                                                                                                                                                                          |  |  |
| LDO  | F4      | 24   | F4   | 24   | 0   | LDO output. LDO is regulated to 4.9V and drives up to 50mA. Bypass LDO with a $1\mu F$ ceramic Capacitor. LDO is enabled when $V_{UVLO} < V_{IN} < 18V$ .                                                                                                                                                                                                                                                                                                                                                                                             |  |  |
| AGND | _       | 4    | _    | 4    |     | Analog Ground for QFN only. Connect to the thermal pad and the ground plane of the circuit.                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |



### 8 Specifications

### 8.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                                                       |                                                                                      | MIN  | MAX | UNIT |
|-------------------------------------------------------|--------------------------------------------------------------------------------------|------|-----|------|
|                                                       | IN                                                                                   | -0.3 | 22  | ٧    |
|                                                       | SW                                                                                   | -0.7 | 12  | V    |
| Pin Voltage Range (with                               | BOOT                                                                                 | -0.3 | 20  | V    |
| respect to GND)                                       | LDO,STAT, INT, /CHG, /PG, EN1, EN2, EN3, /CE, D+, D-, ILIM, ISET, VDPM, TS, SCL, SDA | -0.3 | 7   | V    |
|                                                       | SYS, BAT                                                                             | -0.3 | 5   | V    |
| BOOT relative to SW                                   | BOOT relative to SW                                                                  |      | 7   | V    |
| Output Current                                        | IN                                                                                   |      | 2   | ^    |
| Output Current<br>(Continuous)<br>Output Sink Current | SYS, BAT                                                                             |      | 4   | A    |
| Output Sink Current                                   | STAT, /CHG, /PG                                                                      |      | 5   | mA   |
| Operating free-air tempera                            | ature range                                                                          | -40  | 85  | °C   |
| Junction temperature, T <sub>J</sub>                  |                                                                                      | -40  | 125 | °C   |
| Input Power                                           | IN                                                                                   |      | 15  | W    |
| Storage temperature, T <sub>stg</sub>                 |                                                                                      | -65  | 150 | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 ESD Ratings

|                    |                         |                                                                               | VALUE | UNIT |
|--------------------|-------------------------|-------------------------------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> |                         | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>   |       |      |
|                    | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±500  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

All voltages are with respect to PGND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages

|                     |                                                | MIN  | MAX               | UNIT |
|---------------------|------------------------------------------------|------|-------------------|------|
| V <sub>IN</sub>     | IN voltage range                               | 4.35 | 18 <sup>(1)</sup> | V    |
|                     | IN operating voltage range                     | 4.35 | 10.5              | V    |
| I <sub>IN</sub>     | Input current                                  |      | 2                 | Α    |
| I <sub>CHG</sub>    | Current in charge mode, BAT                    |      | 2                 | Α    |
| I <sub>DISCHG</sub> | Current in discharge mode, BAT                 |      | 4                 | Α    |
| R <sub>ISET</sub>   | Charge current programming resistor range      | 75   |                   | Ω    |
| R <sub>ILIM</sub>   | Input current limit programming resistor range | 105  |                   | Ω    |
| P <sub>IN</sub>     | Input Power                                    |      | 12                | W    |
| TJ                  | Operating junction temperature range           | 0    | 125               | °C   |

<sup>(1)</sup> The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. Small routing loops for the power nets in layout minimize switching noise.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 8.4 Thermal Information

|                    | THERMAL METRIC(1)                            | YFF<br>(30 PINS) | RGE<br>(24 PINS) | UNIT |
|--------------------|----------------------------------------------|------------------|------------------|------|
| $R_{\theta JA}$    | Junction-to-ambient thermal resistance       | 76.5             | 32.9             | °C/W |
| $R_{\theta JCtop}$ | Junction-to-case (top) thermal resistance    | 0.2              | 32.8             | °C/W |
| $R_{\theta JB}$    | Junction-to-board thermal resistance         | 44               | 10.6             | °C/W |
| ΨЈТ                | Junction-to-top characterization parameter   | 1.6              | 0.3              | °C/W |
| ΨЈВ                | Junction-to-board characterization parameter | 43.4             | 10.7             | °C/W |
| $R_{\theta JCbot}$ | Junction-to-case (bottom) thermal resistance | N/A              | 2.3              | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 8.5 Electrical Characteristics

 $V_{UVLO} < V_{IN} < V_{OVP}$  and  $V_{IN} > V_{BAT} + V_{SLP}$ ,  $T_J = 0^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

|                               | PARAMETER                                                            | TEST CONDITIONS                                                                                                                                  | MIN                          | TYP                                                       | MAX                              | UNIT  |
|-------------------------------|----------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------------------------------|----------------------------------|-------|
| INPUT CU                      | RRENTS                                                               |                                                                                                                                                  |                              |                                                           | '                                |       |
|                               |                                                                      | V <sub>DPM</sub> < V <sub>IN</sub> < V <sub>OVP</sub> AND V <sub>IN</sub> > V <sub>BAT</sub> +V <sub>SLP</sub> PWM switching, CE Enable          |                              | 13                                                        |                                  | mA    |
| I <sub>IN</sub>               | Supply current from IN                                               | $\begin{split} &V_{DPM} < V_{IN} < V_{OVP} \text{ AND } V_{IN} > \\ &V_{BAT} + V_{SLP} \text{ PWM switching,} \\ &\text{CE Disable} \end{split}$ |                              |                                                           | 5                                | IIIA  |
| POWER-PA VSYSREG  VSPLM ISPLM |                                                                      | $V_{IN}$ = 5.5V, 0°C< $T_{J}$ < 85°C, High-Z Mode                                                                                                |                              | 170                                                       | 225                              | μΑ    |
|                               | Battery discharge current in high impedance mode, (BAT, SW, SYS)     | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , VBAT = 4.2 V, VIN = 0V or 5V, High-Z Mode                                       |                              | 16                                                        | 22                               | ٨     |
|                               | Battery discharge current in SYSOFF mode                             | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$ , VBAT = 4.2 V, VIN < UVLO, SYSOFF Mode                                           |                              |                                                           | 1                                | μΑ    |
| POWER-P                       | ATH MANAGEMENT                                                       |                                                                                                                                                  |                              |                                                           |                                  |       |
|                               | System Regulation Voltage                                            | MINSYS stage (no DPM or DPPM)                                                                                                                    | -1%                          | 3.52                                                      | 1%                               |       |
|                               |                                                                      | MINSYS stage (DPM or DPPM active)                                                                                                                | -1.50%                       | V <sub>MINSYS</sub><br>–200mV                             | 1.50%                            |       |
| V <sub>SYSREG</sub>           |                                                                      | BATREG stage                                                                                                                                     |                              | V <sub>BAT</sub><br>+ I <sub>CHG</sub><br>R <sub>on</sub> |                                  | V     |
|                               |                                                                      | SYSREG stage                                                                                                                                     | V <sub>BATREG</sub><br>+2.1% | V <sub>BATREG</sub><br>+3.1%                              | V <sub>BATRE</sub><br>G<br>+4.1% |       |
| V <sub>SPLM</sub>             | Enter supplement mode voltage threshold                              | V <sub>BAT</sub> = 3.6V                                                                                                                          |                              | V <sub>BAT</sub> –<br>40mV                                |                                  | V     |
| I <sub>SPLM</sub>             | Exit supplement mode current threshold                               | V <sub>BAT</sub> = 3.6V                                                                                                                          |                              | 20                                                        |                                  | mA    |
| t <sub>DGL(SC1)</sub>         | Deglitch Time, OUT Short Circuit during Discharge or Supplement Mode | Measured from (V <sub>BAT</sub> – V <sub>SYS</sub> ) = 300 mV                                                                                    |                              | 740                                                       |                                  | μS    |
| t <sub>REC(SC1)</sub>         | Recovery Time, OUT Short Circuit during Discharge or Supplement Mode |                                                                                                                                                  |                              | 64                                                        |                                  | ms    |
| BATTERY                       | CHARGER                                                              |                                                                                                                                                  |                              |                                                           |                                  |       |
| R <sub>ON(BAT-</sub>          | Internal battery charger MOSFET on-resistance                        | Measured from BAT to SYS, $V_{BAT} = 4.2V \text{ (WCSP)}$                                                                                        |                              | 20                                                        | 30                               | mΩ    |
| SYS)                          | internal battery charger MOSFET Off-resistance                       | Measured from BAT to SYS, $V_{BAT} = 4.2V$ (QFN)                                                                                                 |                              | 30                                                        | 40                               | 11122 |



 $V_{\text{UVLO}} < V_{\text{IN}} < V_{\text{OVP}}$  and  $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{SLP}}$ ,  $T_{\text{J}} = 0^{\circ}\text{C} - 125^{\circ}\text{C}$  and  $T_{\text{J}} = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

|                              | PARAMETER                                                                        | TEST CONDITIONS                                                                          | MIN                           | TYP          | MAX   | UNIT    |
|------------------------------|----------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|-------------------------------|--------------|-------|---------|
|                              | I <sup>2</sup> C host mode                                                       | Operating in voltage regulation, Programmable Range                                      | 3.5                           |              | 4.44  | V       |
| $V_{BATREG}$                 | SA mode or I <sup>2</sup> C default mode                                         |                                                                                          |                               | 4.2          |       |         |
|                              | Voltage Degulation Acquired.                                                     | T <sub>J</sub> = 25°C                                                                    | -0.5%                         |              | 0.5%  |         |
|                              | Voltage Regulation Accuracy                                                      | $T_J = 0$ °C to 125°C                                                                    | -0.75%                        |              | 0.75% |         |
| $I_{\text{CHG}}$             | Fast Charge Current Range                                                        | $V_{LOWV} \le V_{BAT} < V_{BAT(REG)}$                                                    | 500                           |              | 2000  | mA      |
|                              | Fast Charge Current Accuracy                                                     | I <sup>2</sup> C mode                                                                    | -7%                           |              | 7%    |         |
| I <sub>CHG-LOW</sub>         | Low Charge Current Setting                                                       | Set via I <sup>2</sup> C                                                                 | 297                           | 330          | 363   | mA      |
| K <sub>ISET</sub>            | Programmable Fast Charge Current Factor                                          | $I_{CHG} = \frac{K_{ISET}}{R_{ISET}}$                                                    | 232.5                         | 250          | 267.5 | ΑΩ      |
| V <sub>ISET</sub>            | Maximum ISET pin voltage (in regulation)                                         |                                                                                          |                               | 0.42         |       | V       |
| R <sub>ISET</sub> -<br>SHORT | Short circuit resistance threshold                                               |                                                                                          | 45                            | 55           | 75    | Ω       |
| V                            | Pre-charge to fast charge threshold                                              | Rising                                                                                   | 2.9                           | 3            | 3.1   | V       |
| $V_{LOWV}$                   | Hysteresis for V <sub>LOWV</sub>                                                 | Battery voltage falling                                                                  |                               | 100          |       | mV      |
| I <sub>PRECHG</sub>          | Pr-charge current (V <sub>BATUVLO</sub> < V <sub>BAT</sub> < V <sub>LOWV</sub> ) | Ipre-chg is a precentile of the external fast charge settings.                           | 8                             | 10           | 12    | %       |
| t <sub>DGL(LOWV)</sub>       | Deglitch time for pre-charge to fast charge transition                           |                                                                                          |                               | 32           |       | ms      |
| V <sub>BAT_UVLO</sub>        | Battery Under voltage lockout threshold  Battery UVLO hysteresis                 | V <sub>BAT</sub> rising                                                                  | 2.37                          | 2.5          | 2.63  | V<br>mV |
| V <sub>BATSHRT</sub>         | Trickle charge to pre-charge threshold                                           |                                                                                          | 1.9                           | 2            | 2.1   | V       |
| *BATSHKT                     | Hysteresis for VBATSHRT                                                          | Battery voltage falling                                                                  | 1.0                           | 100          | 2.1   | mV      |
| I <sub>BATSHRT</sub>         | Trickle charge mode charge current (V <sub>BAT</sub> < V <sub>BATSHRT</sub> )    | Tamery remage taming                                                                     | 25                            | 35           | 50    | mA      |
| t <sub>DGL(BATSH</sub>       | Deglitch time for trickle charge to pre-charge transition                        |                                                                                          |                               | 256          |       | us      |
|                              | Termination Current Threshold                                                    | Termination current on SA only                                                           | n SA only 10                  |              |       | %ICHG   |
| I <sub>TERM</sub>            | Termination Current Threshold Tolerance                                          |                                                                                          | -10%                          |              | 10%   |         |
| t <sub>DGL(TERM)</sub>       | Deglitch time for charge termination                                             | Both rising and falling, 2-mV over-drive, t <sub>RISE</sub> , t <sub>FALL</sub> = 100 ns |                               | 64           |       | ms      |
| $V_{RCH}$                    | Recharge threshold voltage                                                       | Below V <sub>BATREG</sub>                                                                | 70                            | 115          | 160   | mV      |
| t <sub>DGL(RCH)</sub>        | Deglitch time                                                                    | V <sub>BAT</sub> falling below V <sub>RCH</sub> , t <sub>FALL</sub> = 100 ns             |                               | 32           |       | ms      |
| BATTERY                      | DETECTION                                                                        |                                                                                          |                               |              |       |         |
| $V_{BATREG\_HI}$             | Battery Detection High Regulation Voltage                                        | Same as V <sub>BATREG</sub>                                                              |                               | $V_{BATREG}$ | _     | V       |
| V <sub>BATREG_L</sub><br>O   | Battery Detection Low Regulation Voltage                                         | 360 mV offset from V <sub>BATREG</sub>                                                   | V <sub>BATREG</sub><br>-480mV |              |       | V       |
| V <sub>BATDET Hi</sub>       | Battery detection comparator                                                     | V <sub>BATREG</sub> = VBATREG_HI                                                         | V <sub>BATREG</sub><br>-120mV |              |       | V       |
| V <sub>BATDET LO</sub>       | Battery detection comparator                                                     | V <sub>BATREG</sub> = V <sub>BATREG_LO</sub>                                             | V <sub>BATREG</sub><br>+120mV |              |       | V       |
| I <sub>DETECT</sub>          | Battery Detection Current Sink                                                   | Always on during battery detection                                                       | 7.5                           |              |       | mA      |
| t <sub>DETECT</sub>          | Battery detection time                                                           | For both V <sub>BATREG_HI</sub> and V <sub>BATREG_LO</sub>                               | 32                            |              |       | ms      |
| Tsafe                        | Safety Timer Accuracy                                                            |                                                                                          | -10%                          |              | +10%  |         |



 $V_{\text{UVLO}} < V_{\text{IN}} < V_{\text{OVP}}$  and  $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{SLP}}$ ,  $T_{\text{J}} = 0^{\circ}\text{C} - 125^{\circ}\text{C}$  and  $T_{\text{J}} = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

|                                    | PARAMETER                                                                                    | TEST CONDITIONS                                                                                         | MIN                     | TYP                             | MAX                        | UNIT                         |
|------------------------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|-------------------------|---------------------------------|----------------------------|------------------------------|
| INPUT PRO                          | TECTION                                                                                      |                                                                                                         |                         |                                 |                            |                              |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = 100 mA                                                                          | 90                      | 95                              | 100                        | mA                           |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = 150 mA                                                                          | 135                     | 142.5                           | 150                        |                              |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = 500 mA                                                                          | 450                     | 475                             | 500                        |                              |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = 900 mA                                                                          | 810                     | 860                             | 910                        |                              |
| I <sub>IN</sub>                    | Input current limiting                                                                       | 1400                                                                                                    | 1475                    | 1550                            |                            |                              |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = 2000 mA                                                                         | 1850                    | 1950                            | 2050                       |                              |
|                                    |                                                                                              | I <sub>IN_LIMIT</sub> = External                                                                        | ILII                    | $M = \frac{K_{ILIM}}{R_{ILIM}}$ |                            |                              |
| I <sub>LIM</sub>                   | Maximum input current limit programmable range for IN input                                  |                                                                                                         | 500                     |                                 | 2000                       | mA                           |
| K <sub>ILIM</sub>                  | Maximum input current factor for IN input                                                    | I <sub>LIM</sub> = 500 mA to 2.0 A                                                                      | 240                     | 270                             | 300                        | ΑΩ                           |
| V <sub>ILIM</sub>                  | Maximum ILIM pin voltage (in regulation)                                                     |                                                                                                         |                         | 0.42                            |                            | ٧                            |
| I <sub>IN</sub> /I <sub>ILIM</sub> | Ratio between input current and the ILIM pin current in external control or stand alone mode | External ILIM control or stand alone                                                                    |                         | 540                             |                            | A/A                          |
| R <sub>ILIM</sub> -<br>SHORT       | Short circuit resistance threshold                                                           |                                                                                                         |                         | 55                              | 75                         | Ω                            |
|                                    | V threshold range                                                                            | SA mode                                                                                                 | 4.2                     |                                 | 10                         |                              |
|                                    | V <sub>IN_DPM</sub> threshold range                                                          | I <sup>2</sup> C mode                                                                                   | 4.2                     |                                 | 4.76                       |                              |
| $V_{IN\_DPM}$                      | V <sub>IN_DPM</sub> threshold for USB Input in SA mode                                       | USB100, USB150, USB500,<br>USB900, current limit selected.<br>Also I <sup>2</sup> C register default.   | 4.27                    | 4.36                            | 4.45                       | V                            |
|                                    | V <sub>IN_DPM</sub> threshold with adaptor current limit and VDPM shorted to GND             | Must set to external resistor settings via the EN1/EN2 pins or the I <sup>2</sup> C register interface. | V <sub>IN_DPM</sub> -2% | $V_{IN\_DPM}$                   | V <sub>IN_DPM</sub><br>+2% |                              |
|                                    | V <sub>IN DPM</sub> threshold Accuracy                                                       | Both I <sup>2</sup> C and SA mode                                                                       | -2%                     |                                 | 2%                         |                              |
| V <sub>REF_DPM</sub>               | DPM regulation voltage                                                                       | External resistor setting only                                                                          | 1.15                    | 1.2                             | 1.25                       | V                            |
| V <sub>DPM_SHRT</sub>              | VIN_DPM short threshold                                                                      | If VDPM is shorted to ground, V <sub>IN_DPM</sub> threshold will use internal default value             |                         | 0.3                             |                            | V                            |
| .,                                 | IC active threshold voltage                                                                  | V <sub>IN</sub> rising                                                                                  | 3.15                    | 3.35                            | 3.5                        | V                            |
| $V_{UVLO}$                         | IC active hysteresis                                                                         | V <sub>IN</sub> falling from above V <sub>UVLO</sub>                                                    |                         | 175                             |                            | mV                           |
| V <sub>SLP</sub>                   | Sleep-mode entry threshold, V <sub>IN-VBAT</sub>                                             | 2.0 V ≤ V <sub>BAT</sub> ≤ V <sub>BATREG</sub> , V <sub>IN</sub> falling                                | 0                       | 50                              | 100                        | mV                           |
| OL!                                | Sleep-mode exit hysteresis, V <sub>IN-VBAT</sub>                                             | 2.0 V ≤ V <sub>BAT</sub> ≤ V <sub>BATREG</sub>                                                          | 40                      | 100                             | 160                        | mV                           |
| t <sub>DGL(SLP)</sub>              | Deglitch time for IN rising above VIN+VSLP_EXIT                                              | Rising voltage, 2-mV over drive, t <sub>RISE</sub> = 100 ns                                             |                         | 32                              |                            | ms                           |
| V <sub>OVP</sub>                   | Input supply OVP threshold voltage                                                           | IN rising                                                                                               | Input<br>OVP<br>–200mV  | Input<br>OVP                    | Input<br>OVP<br>+200m<br>V | V                            |
|                                    | VOVP hysteresis                                                                              | IN falling from V <sub>OVP</sub>                                                                        |                         | 100                             |                            | mV                           |
| t <sub>DGL(OVP)</sub>              | Deglitch time for IN Rising above VOVP  IN rising voltage, t <sub>RISE</sub> = 100 ns  32    |                                                                                                         |                         | ms                              |                            |                              |
| Vacut                              | Battery OVP threshold voltage                                                                | V <sub>BAT</sub> threshold over V <sub>BATREG</sub> to turn off charger during charge                   | 102.5                   | 105                             | 107.5                      | %<br>V <sub>BATRE</sub><br>G |
| V <sub>BOVP</sub>                  | VBOVP hysteresis                                                                             | Lower limit for V <sub>BAT</sub> falling from above V <sub>BOVP</sub>                                   |                         | 1                               |                            | %<br>V <sub>BATRE</sub><br>G |
| t <sub>DGL(BOVP)</sub>             | BOVP Deglitch                                                                                | Battery entering/exiting BOVP                                                                           |                         | 1                               |                            | ms                           |



 $V_{\text{UVLO}} < V_{\text{IN}} < V_{\text{OVP}}$  and  $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{SLP}}$ ,  $T_{\text{J}} = 0^{\circ}\text{C} - 125^{\circ}\text{C}$  and  $T_{\text{J}} = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

|                        | PARAMETER                                                 | TEST CONDITIONS                                                 | MIN  | TYP   | MAX  | UNIT         |
|------------------------|-----------------------------------------------------------|-----------------------------------------------------------------|------|-------|------|--------------|
| PWM CON                | VERTER                                                    |                                                                 |      |       |      |              |
| R <sub>ON(BLK)</sub>   | Internal blocking MOSFET on-resistance                    | Measured from IN to PMID (WCSP & QFN)                           |      | 60    | 100  | mΩ           |
| R <sub>ON(HS)</sub>    | Internal high-side MOSFET on-resistance                   | Measured from PMID to SW (WCSP & QFN)                           |      | 100   | 150  | $m\Omega$    |
| R <sub>ON(LS)</sub>    | Internal low-side MOSFET on-resistance                    | Measured from SW to PGND (WCSP & QFN)                           |      | 110   | 165  | mΩ           |
| I <sub>CbC</sub>       | Cycle-by-cycle current limit                              | VSYS shorted                                                    | 2.6  | 3.2   | 3.8  | Α            |
| fosc                   | Oscillator frequency                                      |                                                                 | 2.7  | 3     | 3.3  | MHz          |
| D <sub>MAX</sub>       | Maximum duty cycle                                        |                                                                 |      | 95%   |      |              |
| D <sub>MIN</sub>       | Minimum duty cycle                                        |                                                                 | 0%   |       |      |              |
| <b>-</b>               | Thermal trip                                              |                                                                 |      | 150   |      | °C           |
| T <sub>SHTDWN</sub>    | Thermal hysteresis                                        |                                                                 |      | 10    |      |              |
| T <sub>REG</sub>       | Thermal regulation threshold                              | Charge current begins to cut off                                |      | 125   |      |              |
| LDO (LINE              | AR DROPOUT)                                               |                                                                 |      |       |      |              |
| $V_{LDO}$              | LDO Output Voltage bq24251 and bq24253                    | $V_{IN} = 5.5 \text{ V}, I_{LDO} = 0 \text{ to } 50 \text{ mA}$ | 4.65 | 4.95  | 5.25 | V            |
| I <sub>LDO</sub>       | Maximum LDO Output Current                                |                                                                 | 50   |       |      | mA           |
| $V_{DO}$               | LDO Dropout Voltage (V <sub>IN</sub> – V <sub>LDO</sub> ) | V <sub>IN</sub> = 5.0 V, I <sub>LDO</sub> = 50 mA               |      | 200   | 300  | mV           |
| BATTERY-I              | PACK NTC MONITOR (1)                                      |                                                                 |      |       |      |              |
| V <sub>HOT</sub>       | High temperature threshold                                | V <sub>TS</sub> falling                                         | 29.6 | 30    | 30.4 |              |
| V <sub>HYS(HOT)</sub>  | Hysteresis on high threshold                              | V <sub>TS</sub> rising                                          |      | 1     |      |              |
| V <sub>WARM</sub>      | Warm temperature threshold                                | V <sub>TS</sub> falling                                         | 37.9 | 38.3  | 38.7 |              |
| V <sub>HYS(WARM</sub>  | Hysteresis on warm temperature threshold                  | V <sub>TS</sub> rising                                          |      | 1     |      |              |
| V <sub>COOL</sub>      | Cool temperature threshold                                | V <sub>TS</sub> rising                                          | 56.1 | 56.5  | 56.9 |              |
| V <sub>HSY(COOL)</sub> | Hysteresis on cool temperature threshold                  | V <sub>TS</sub> falling                                         |      | 1     |      | $\% V_{LDO}$ |
| V <sub>COLD</sub>      | Low temperature threshold                                 | V <sub>TS</sub> rising                                          | 59.6 | 60    | 60.4 |              |
| V <sub>HYS(COLD)</sub> | Hysteresis on low threshold                               | V <sub>TS</sub> falling                                         |      | 1     |      |              |
| V <sub>FRZ</sub>       | Freeze temperature threshold                              | V <sub>TS</sub> rising                                          | 62   | 62.5  | 63   |              |
| V <sub>HYS(FRZ)</sub>  | Hysteresis on freeze threshold                            | V <sub>TS</sub> falling                                         |      | 1     |      |              |
| V <sub>TS_DIS</sub>    | TS disable threshold                                      | 10 0                                                            | 70   |       | 73   |              |
| t <sub>DGL(TS)</sub>   | Deglitch time on TS change                                |                                                                 |      | 32    |      | ms           |
|                        | N1, EN2, EN2, CE, CE1, CE2, BATREG, SCL, SDA              | DBP)                                                            |      |       |      |              |
| V <sub>IH</sub>        | Input high threshold                                      | , ,                                                             | 1    |       |      | V            |
| V <sub>IL</sub>        | Input low threshold                                       |                                                                 | -    |       | 0.4  | V            |
|                        | UTPUTS (CHG, PG, STAT, INT, BATRDY)                       |                                                                 |      |       | 0.1  | •            |
| V <sub>OL</sub>        | Low-level output saturation voltage                       | I <sub>O</sub> = 5 mA, sink current                             |      |       | 0.4  | V            |
| I <sub>IH</sub>        | High-level leakage current                                | Hi-Z and 5V applies                                             |      |       | 1    | μA           |
| TIMERS                 | gever roundge ourroint                                    | and or applico                                                  |      |       | 1    | μ/ ι         |
|                        | 45 min safety timer                                       |                                                                 |      | 2700  |      |              |
| t <sub>SAFETY</sub>    | 6 hr safety timer                                         |                                                                 |      | 21600 |      | s            |
| SAFETY                 | 9 hr safety timer                                         |                                                                 |      | 32400 |      | 3            |
| t <sub>WATCH</sub> -   |                                                           |                                                                 |      |       |      |              |
| DOG                    | Watch dog timer                                           |                                                                 |      | 50    |      | S            |




 $V_{\text{UVLO}} < V_{\text{IN}} < V_{\text{OVP}}$  and  $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{SLP}}$ ,  $T_{\text{J}} = 0^{\circ}\text{C}$ -125°C and  $T_{\text{J}} = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

|                        | PARAMETER                                                | TEST CONDITIONS        | MIN   | TYP  | MAX   | UNIT |
|------------------------|----------------------------------------------------------|------------------------|-------|------|-------|------|
| D+/D- DET              | ECTION                                                   |                        |       |      |       |      |
| I <sub>DP_SRC</sub>    | D+ current source for DCD                                | DCD                    | 7     |      | 13    | μΑ   |
| R <sub>DM_DWN</sub>    | D- pull-down resistance for DCD                          | DCD                    | 14.25 |      | 24.8  | kΩ   |
| V <sub>DP_LOW</sub>    | D+ low comparator threshold for DCD                      | DCD                    | 0.85  | 0.9  | 0.95  | V    |
| V <sub>DP_SRC</sub>    | D+ source voltage for Primary Detection                  | Primary Detection      | 0.5   | 0.6  | 0.7   | V    |
| I <sub>DP_SRC_PD</sub> | D+ source voltage output current for Primary Detection   | Primary Detection      | 200   |      |       | μΑ   |
| I <sub>DM_SINK</sub>   | D- sink current for Primary Detection                    | Primary Detection      | 50    | 100  | 150   | μΑ   |
| V <sub>DAT_REF</sub>   | Primary Detection threshold                              | Primary Detection      | 250   | 325  | 400   | mV   |
| $V_{LGC}$              | Primary Detection threshold                              | Primary Detection      | 0.85  | 0.9  | 0.95  | V    |
| V <sub>DM_SRC</sub>    | D- source voltage for Secondary Detection                | Secondary Detection    | 0.5   | 0.6  | 0.7   | V    |
| I <sub>DM_SRC_PD</sub> | D- source voltage output current for Secondary Detection | Secondary Detection    | 200   |      |       | μΑ   |
| I <sub>DP_SINK</sub>   | D+ sink current for Secondary Detection                  | Secondary Detection    | 50    | 100  | 150   | μΑ   |
| $V_{DAT\_REF}$         | Secondary Detection threshold                            | Secondary Detection    | 250   | 325  | 400   | mV   |
| V <sub>ATT_LO</sub>    | Apple/TomTom detection low threshold                     | Apple/TomTom Detection | 1.8   | 1.85 | 1.975 | V    |
| V <sub>ATT_HI</sub>    | Apple/TomTom detection high threshold                    | Apple/TomTom Detection | 3.2   | 3.5  | 3.8   | V    |
|                        | Innut Consitones                                         | D-, switch open        |       | 4.5  |       | ~F   |
| C <sub>I</sub>         | Input Capacitance                                        | D+, switch open        |       | 4.5  |       | pF   |
|                        | Lookage Current into D./D                                | D-, switch open        | -1    |      | 1     |      |
| I <sub>D_LKG</sub>     | Leakage Current into D+/D-                               | D+, switch open        | -1    |      | 1     | μA   |


### TEXAS INSTRUMENTS

### 8.6 Typical Characteristics






### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**




### 9 Detailed Description

#### 9.1 Overview

The bq2425x is a highly-integrated, single-cell, Li-lon battery charger with integrated current sense resistors targeted for space-limited, portable applications with high-capacity batteries. The single-cell charger has a single input that operates from either a USB port or AC wall adapter for a versatile solution.



# 9.2 Functional Block Diagram



#### 9.3 Feature Description

### 9.3.1 Charge Profile

The bq2425x family provides a switch-mode buck regulator with output power path and a charge controller to provide optimum performance over the full battery charge cycle. The control loop for the buck regulator has 7 primary feedback loops that can set the duty cycle:

- 1. Constant Current (CC)
- 2. Constant Voltage (CV)
- 3. Minimum System Voltage (MINSYS)
- 4. Input Current (I<sub>ILIM</sub>)
- 5. Input Voltage (V<sub>IN DPM</sub>)
- 6. Die Temperature
- 7. Cycle by Cycle Current

The feedback with the minimum duty cycle will be chosen as the active loop. The bq24251 and bq24253 support a precision Li-Ion or Li-Polymer charging system for single-cell applications. The Dynamic Power Path Management (DPPM) feature regulates the system voltage to a minimum of V<sub>MINSYS</sub>, so that startup is enabled even with a missing or deeply discharged battery. This provides a much better overall user experience in mobile applications. Figure 15 illustrates a typical charge profile while also demonstrating the minimum system output voltage regulation.





Figure 15. bq24250 Charge Profile and Minimum System Output Voltage Regulation

Figure 16 demonstrates a measured charge profile with the bq2425X while charging a 2700mAh Li-Ion battery at a charge rate of 1A.




### **Feature Description (continued)**



 $I_{CHG} = 1 A$ 

Figure 16. bq24250 Charge Profile while Charging a 2700-mAh Battery at a 1A Charge Rate

Figure 17 illustrates the precharge behavior of the above charge profile by narrowing the time axis to 0 - 120 seconds.



 $I_{CHG} = 1 A$ 

Figure 17. bq24250 Charge Profile While Charging a 2700-mAh Battery at a 1A Charge During Precharge



### **Feature Description (continued)**

#### 9.3.2 EN1 and EN2 Pins

The bq24251 is an I<sup>2</sup>C and stand-alone part. The EN1 and EN2 are not available for this spin but the D+/D- are available to support the BC1.2 D+/D- Based Adapter Detection. It detects DCP, SDP, and CDP. Also it complies with the unconnected dead battery provision clause. D+ and D- pins are connected to the D+ and D- outputs of the USB port at power up. Also includes the detection of Apple<sup>TM</sup> and TomTom<sup>TM</sup> adapters where a 500 mA input current limit is enabled. The  $\overline{PG}$  pin will remain high impedance state until the detection is completed.

The bq24253 is a stand-alone part only. Both of the D+/D- and EN1/EN2 are available for this spin. During power up, the device checks first for the D+/D-. The EN1 and EN2 do not take effect until D+/D- detection routine is over and a change on the status of the EN1 and EN2 occurred.

When the input current limit pins change state, the  $V_{IN\_DPM}$  threshold changes as well. See Table 1 for the detailed truth table:

Table 1. EN1 and EN2 Truth Table (1)

| EN2 | EN1     | Input Current Limit                        | V <sub>IN_DPM</sub> Threshold |  |
|-----|---------|--------------------------------------------|-------------------------------|--|
| 0   | 0       | 500mA                                      | 4.36V                         |  |
| 0   | 1       | Externally programmed by ILIM (up to 2.0A) | Externally programmed VDPM    |  |
| 1   | 0 100mA |                                            | 4.36V                         |  |
| 1   | 1       | Input Hi-Z                                 | None                          |  |

<sup>(1)</sup> USB3.0 support available. Contact your local TI representative for details.

### 9.3.3 External Settings: ISET, ILIM and VIN\_DPM

If the external resistor settings are used, the following equations can be followed to configure the charge settings.

The fast charge current resistor (R<sub>ISET</sub>) can be set by using the following formula:

$$R_{ISET} = \frac{K_{ISET}}{I_{FC}} = \frac{250}{I_{FC}} \tag{1}$$

Where I<sub>FC</sub> is the desired fast charge current setting in Amperes.

The input current limit resistor (R<sub>ILIM</sub>) can be set by using the following formula:

$$R_{ILIM} = \frac{K_{ILIM}}{I_{IC}} = \frac{270}{I_{IC}} \tag{2}$$

Where I<sub>IC</sub> is the desired input current limit in Amperes.

Based on the application diagram reference designators, the resistor R1 and R2 can be calculated as follows to set  $V_{IN\ DPM}$ :

$$V_{\text{IN\_DPM}} = V_{\text{REF\_DPM}} \times \frac{R_1 + R_2}{R_2} = 1.2V \times \frac{R_1 + R_2}{R_2}$$
(3)

 $V_{IN\_DPM}$  should be chosen first along with  $R_1$ . Choosing  $R_1$  first will ensure that  $R_2$  will be greater than the resistance chosen. This is the case since  $V_{IN\_DPM}$  should be chosen to be greater than 2x  $V_{REF\_DPM}$ .

If external resistors are not desired in order to reduce the BOM count, the VDPM and the ILIM pins can be shorted to set the internal defaults. The ISET resistor must be connected in order to avoid an unstable charging state. Note that floating the ILIM pin will result in zero charge current if the external ISET is configured via the I<sup>2</sup>C register. Table 2 summarizes the settings when the ILIM, ISET, and V<sub>IN DPM</sub> pins are shorted to GND:

Table 2. ILIM, VDPM, and ISET Short Behaviors

| PIN SHORTED | BEHAVIOR                 |
|-------------|--------------------------|
| ILIM        | Input current limit = 2A |
| VDPM        | $V_{IN\_DPM} = 4.68V$    |
| ISET        | Fault—Charging Suspended |



#### 9.3.4 BC1.2 D+/D- Detection

The bq24251 and the bq24253 include a fully BC1.2 compatible D+/D- source detection. This detection supports the following types of ports:

- DCP (dedicated charge port)
- CDP (charging downstream port)
- SDP (standard downstream port)
- Apple™/TomTom™ ports

This D+/D- detection algorithm does not support ACA (accessory charge adapter) identification, but the input current will default to 500 mA when a charge port is attached to the ACA and bq24251/3 is connected to the OTG port.

The D+/D- detection algorithm is only active when the device is in standalone mode (e.g. the host is not communicating with the device and the watch dog timer has expired). However, when the device is in host mode (e.g. host is communicating via  $I^2C$  to the device) writing a '1' to register 0x04 bit location 4 (DPDM\_EN) forces the device to perform a D+/D- detection. This allows the D+/D- detection to be enabled in both host mode and default mode. The current limit will not be implemented in host mode.

As described previously, the bq24253 is a stand-alone part only. Both of the D+/D- and EN1/EN2 are available for this spin. The below flow diagram illustrates the behavior of the bq24253 in D+/D- detection and the effect of the EN1/EN2. During power up, the device checks first for the D+/D-. The EN1 and EN2 do not take effect until D+/D- detection routine is over and a change on the status of the EN1 and EN2 occurred.






Figure 18. bq24253 D+/D- and EN1/EN2

The D+/D- detection algorithm has 5 primary states. These states are termed the following:

- 1. Data Contact Detect
- 2. Primary Detection
- 3. Secondary Detection
- 4. Non-standard Adapter Detection (for Apple™ / TomTom™)
- 5. Detection Configuration

The DCD state determines if the device has properly connected to the D+/D- lines. If the device is not in host mode and VBUS is inserted (or DPDM\_EN is true) the device enters the DCD state and enable the appropriate algorithm. If the DCD timer expires, the device enters the Non-standard Adapter Detection (for Apple<sup>TM</sup> / TomTom<sup>TM</sup>) state. Otherwise it enters the Primary Detection state.



When entering the Primary Detection state, the appropriate algorithm is enabled to determine whether to enter the secondary detection state for DCP and CDP or the secondary detection state for SDP/Non-Standard adaptors.

The non-standard adapter detection state for Apple<sup>™</sup> / TomTom<sup>™</sup> tests for the unique conditions for these non-standard adapters. If the algorithm passes the unique conditions found with these adapters, it proceeds to the Detection Configuration state. Otherwise it reverts back to the primary detection state.

The secondary detection state determines whether the input port is a DCP, CDP, SDP, or other non-standard adapters. If the Primary Detection state indicated that the input port is either a DCP or CDP, the device enables the appropriate algorithm to differentiate between the two. If the Primary Detection state indicated that the input port is either a SDP or non-standard adapter, the device enables the appropriate algorithm to differentiate between these two ports. Once complete, the device continues to the Detection Configuration state.




Figure 19. Detection Configuration State

The detection configuration state sets the input current limit of the device along with the charge timer. The exception to the CDP and the SDP settings are due to the Dead Battery Provision (DBP) clause for unconnected devices. This clause states that the device can pull a maximum of 100mA when not connected due to a dead battery. During the battery wakeup time, the device sources a voltage on the D+ pin in order to comply with the DBP clause. Once the battery is good, the system can clear the D+ pin voltage by writing a '1' to address 0x07 bit position 4 (CLR\_VDP). The device must connect to the host within 1sec of clearing the D+ pin voltage per the DPB clause.

A summary of the input current limits and timer configurations for each charge port type are found in Table 3.

Table 3. D+/D- Detection Results per Charge Port Type

| CHARGE PORT TYPE | INPUT CURRENT LIMIT | CHARGE TIMER |
|------------------|---------------------|--------------|
| DCP              | External ILIM       | 6 hours      |
| CDP Dead Battery | 100 mA              | 45 minutes   |
| CDP Good Battery | 1500 mA             | 6 hours      |
| SDP Dead Battery | 100 mA              | 45 minutes   |
| SDP Good Battery | Hi-Z                | N/A          |
| Non-Standard     | 500 mA              | 6 hours      |



#### 9.3.5 Transient Response

The bq24251 and bq24253 include an advanced hybrid switch mode control architecture. When the device is regulating the charge current (fast-charge), a traditional voltage mode control loop is used with a Type-3 compensation network. However, the bq24251 and bq24253 switch to a current-mode control loop when the device enters voltage regulation. Voltage regulation occurs in three charging conditions: 1) Minimum system voltage regulation (battery below MINSYS), 2) Battery voltage regulation ( $I_{BAT} < I_{CHG}$ ), and 3) Charge Done ( $V_{SYS} = V_{BAT} + 3.5\%$ ). This architecture allows for superior transient performance when regulating the voltage due to the simplification of the compensation when using current mode control. The below transient response plot illustrates a 0A to 2A load step with 4.7 ms full cycle and 12% duty cycle. A 3.9 V Li-Ion battery is used. The input voltage is set to 5 V, charge current is set to 0.5 A and the input current is limited to 0.5 A. Note that a high line impedance input supply was used to indicate a realistic input scenario (adapter and cable). This is illustrated by the change in  $V_{IN}$  seen at the input of the IC.

Figure 33 shows a ringing at both the input voltage and the input current. This is caused by the input current limit speed up comparator.

#### 9.3.6 AnyBoot Battery Detection

The bq2425x family includes a sophisticated battery detection algorithm used to provide the system with the proper status of the battery connection. The AnyBoot battery algorithm also guarantees the detection of voltage based battery protectors that may have a long closure time (due to the hysteresis of the protection switch and the cell capacity). The AnyBoot battery detection algorithm utilizes a dual-voltage based detection methodology where the system rail switches between two primary voltage levels. The period of the voltage level shift is 64ms and therefore the power supply rejection of the down-system electronics detects this shift as essentially DC.

The AnyBoot algorithm has essentially 3 states. The 1<sup>st</sup> state is used to determine if the device has terminated with a battery attached. If it has terminated due to the battery not being present, then the algorithm moves to the 2<sup>nd</sup> and 3<sup>rd</sup> states. The 2<sup>nd</sup> and 3<sup>rd</sup> states shift the system voltage level between 4.2 V and 3.72 V. In each state there are comparator checks to determine if a battery has been inserted. The two states guarantees the detection of a battery even if the voltage of the cell is at the same level of the comparator thresholds. The algorithm will remain in states 2 and 3 until a battery has been inserted. The flow diagram details for the Anyboot algorithm are shown in Figure 20.






Figure 20. AnyBoot Battery Detection Flow Diagram



#### 9.3.7 Input Voltage Based DPM

During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage deceases. Once the supply drops to VIN\_DPM, the input current limit is reduced down to prevent the further drop of the supply. When the IC enters this mode, the charge current is lower than the set. This feature ensures IC compatibility with adapters with different current capabilities without a hardware change.

#### 9.3.8 Sleep Mode

The bq2425x enters the low-power sleep mode if the voltage on VIN falls below sleep-mode entry threshold, VBAT+VSLP, and VIN is higher than the under-voltage lockout threshold, VUVLO. This feature prevents draining the battery during the absence of VIN. When VIN < VBAT+VSLP, the bq2425x turns off the PWM converter, turns on the battery FET, sends a single 256- $\mu$ s pulse on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the I<sup>2</sup>C. Once VIN > VBAT+VSLP with the hysteresis, the FAULT bits are cleared and the device initiates a new charge cycle.

#### 9.3.9 Input Over-Voltage Protection

The bq2425x provides over-voltage protection on the input that protects downstream circuitry. The built-in input over-voltage protection to protect the device and other components against damage from overvoltage on the input supply (Voltage from VIN to PGND). When VIN > VOVP, the bq2425x turns off the PWM converter, turns on the battery FET, sends a single 256-μs pulse on the STAT and INT outputs and the FAULT/STAT bits of the status registers and the battery/supply status registers are updated in the I<sup>2</sup>C. Once the OVP fault is removed, the FAULT bits are cleared and the device returns to normal operation.

#### 9.3.10 NTC Monitor

The bq24251 and bq24253 include the integration of an NTC monitor pin that complies with the JEITA specification (PSE also available upon request). The voltage based NTC monitor allows for the use of any NTC resistor with the use of the circuit shown in Figure 21.




Figure 21. Voltage Based NTC Circuit

The use of R3 is only necessary when the NTC does not have a beta near 3500K. When deviating from this beta, error will be introduced in the actual temperature trip thresholds. The trip thresholds are summarized below which are typical values provided in the specification table.

Table 4. Ratiometric TS Trip Thresholds for JEITA Compliant Charging

| TS THRESHOLDS     | V <sub>TS</sub> /V <sub>LDO</sub> |
|-------------------|-----------------------------------|
| V <sub>HOT</sub>  | 30.0%                             |
| V <sub>WARM</sub> | 38.3%                             |
| V <sub>COOL</sub> | 56.5%                             |
| V <sub>COLD</sub> | 60%                               |



When sizing for R2 and R3, it is best to solve two simultaneous equations that ensure the temperature profile of the NTC network will cross the  $V_{HOT}$  and  $V_{COLD}$  thresholds. The accuracy of the  $V_{WARM}$  and  $V_{COOL}$  thresholds will depend on the beta of the chosen NTC resistor. The two simultaneous equations are shown below:

$$\%V_{COLD} = \frac{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right)}{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right) + R2} \times 100$$

$$\%V_{HOT} = \frac{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right)}{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right) + R2} \times 100$$
(4)

Where the NTC resistance at the  $V_{HOT}$  and  $V_{COLD}$  temperatures must be resolved as follows:

$$R_{NTC}|_{TCOLD} = R_o e^{\beta \left(\frac{1}{T}COLD^{-1}/T_o\right)}$$

$$R_{NTC}|_{THOT} = R_o e^{\beta \left(\frac{1}{T}HOT^{-1}/T_o\right)}$$
(5)

To be JEITA compliant,  $T_{COLD}$  must be 0°C and  $T_{HOT}$  must be 60°C. If an NTC resistor is chosen such that the beta is 4000K and the nominal resistance is 10 k $\Omega$ , the following R2 and R3 values result from the above equations:

$$R_2 = 5 \text{ k}\Omega$$
  
 $R_3 = 9.82 \text{ k}\Omega$ 

Figure 22 illustrates the temperature profile of the NTC network with R2 and R3 set to the above values.




Figure 22. Voltage Based NTC Circuit Temperature Profile

For JEITA compliance, the  $T_{COOL}$  and  $T_{WARM}$  levels are to be 10°C and 45°C respectively. However, there is some error due to the variation in beta from 3500K. As shown above, the actual temperature points at which the NTC network crosses the  $V_{COOL}$  and  $V_{WARM}$  are 13°C and 47°C respectively. This error is small but should be considered when choosing the final NTC resistor.

Once the resistors are configured, the internal JEITA algorithm applies the profile shown in Figure 23at each trip point for battery voltage regulation and charge current regulation. In order to ensure continuation of the charge process when an almost-full battery stops charging due to a cold temperature fault, it is recommended that a CE toggle is done on the I2C or CE pin.




Figure 23. JEITA Profile for Voltage and Current Regulation Loops

#### 9.3.11 Production Test Mode

To aid in end mobile device product manufacturing, the bq2425x includes a Production Test Mode (PTM), where the device is essentially a DC-DC buck converter. In this mode the input current limit to the charger is disabled and the output current limit is limited only by the inductor cycle-by-cycle current (e.g. 3.5A). The PTM mode can be used to test systems with high transient loads such as GSM transmission without the need of a battery being present.

As a means of safety, the Anyboot algorithm will determine if a battery is not present at the output prior to enabling the PTM mode. If a battery is present and the software attempts to enter PTM mode, the device will not enable PTM mode.

### 9.3.12 Safety Timer

At the beginning of charging process, the bq2425x starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, the IC enters suspend mode where charging is disabled. The safety timer time is selectable using the  $I^2C$  interface. A single 256 $\mu$ s pulse is sent on the STAT and INT outputs and the FAULT/ bits of the status registers are updated in the  $I^2C$ . This function prevents continuous charging of a defective battery if the host fails to reset the safety timer. When 2xTMR\_EN bit is set to "1", the safety timer runs at a rate 2x slower than normal (the timer is extended) under the following conditions:

- Pre-charge or linear mode (minimum system voltage mode),
- During thermal regulation where the charge current is reduced,
- During TS fault where the charge current is reduced due to temperature rise on the battery, input current limit

The safety timer is suspended during OVP, TS fault where charge is disabled, thermal shut down, and sleep mode. Removing the battery causes the safety timer to be reset and NOT halted/paused.

#### 9.3.13 Watchdog Timer

In addition to the safety timer, the bq24251 contains a 50-second watchdog timer that monitors the host through the I2C interface. Once a write is performed on the I2C interface, a watchdog timer is reset and started. The watchdog timer can be disabled by writing "0" on WD\_EN bit of register #1. Writing "1" on that bit enables and resets the timer.



If the watchdog timer expires, the IC enters DEFAULT mode where the default charge parameters are loaded and charging continues. The I2C may be accessed again to re-initialize the desired values and restart the watchdog timer as long as the safety timer has not expired. Once the safety timer expires, charging is disabled.

#### 9.3.14 Fault Modes

The bq2425x family includes several hardware fault detections. This allows for specific conditions that could cause a safety concern to be detected. With this feature, the host can be alleviated from monitoring unsafe charging conditions and also allows for a "fail-safe" if the host is not present. The table below summarizes the faults that are detected and the resulting behavior.

| FAULT CONDITION             | CHARGER BEHAVIOR              | SAFETY TIMER BEHAVIOR |
|-----------------------------|-------------------------------|-----------------------|
| Input OVP                   | VSYS and ICHG Disabled        | Suspended             |
| Input UVLO                  | VSYS and ICHG Disabled        | Reset                 |
| Sleep (VIN < VBAT)          | VSYS and ICHG Disabled        | Suspended             |
| TS Fault (Batter Over Temp) | VSYS Active and ICHG Disabled | Suspended             |
| Thermal Shutdown            | VSYS and ICHG Disabled        | Suspended             |
| Timer Fault                 | VSYS Active and ICHG Disabled | Reset                 |
| No Battery                  | VSYS Active and ICHG Disabled | Suspended             |
| ISET Short                  | VSYS Active and ICHG Disabled | Suspended             |
| Input Fault & LDO Low       | VSYS and ICHG Disabled        | Suspended             |

### 9.3.15 Dynamic Power Path Management

The bq24251 and bq24253 feature a SYS output that powers the external system load connected to the battery. This output is active whenever a valid source is connected to IN or BAT. The following discusses the behavior of SYS with a source connected to the supply or a battery source only.

When a valid input source is connected to the input and the charge is enabled, the charge cycle is initiated. In case of VBAT > ~3.5V, the SYS output is connected to VBAT. If the SYS voltage falls to VMINSYS, it is regulated to the VSYSREG threshold to maintain the system output even with a deeply discharged or absent battery. In this mode, the SYS output voltage is regulated by the buck converter and the battery FET is linearly regulated to regulate the charge current into the battery. The current from the supply is shared between charging the battery and powering the system load at SYS.

The dynamic power path management (DPPM) circuitry of the bq2425x monitors the current limits continuously and if the SYS voltage falls to the VMINSYS voltage, it adjusts charge current to maintain the minimum system voltage and supply the load on SYS. If the charge current is reduced to zero and the load increases further, the bq2425x enters battery supplement mode. During supplement mode, the battery FET is turned on and the battery supplements the system load.

If the battery is ever 5% above the regulation threshold, the battery OVP circuit shuts the PWM converter off and the battery FET is turned on to discharge the battery to safe operating levels. Battery OVP FAULT is shown in the I2C FAULT registers.

When no input source is available at the input and the battery is connected, the battery FET is turned on similar to supplement mode. The battery must be above VBATUVLO threshold to turn on the SYS output. In this mode, the current is not regulated; however, there is a short circuit current limit. If the short circuit limit is reached, the battery FET is turned off for the deglitch time. After the deglitch time, the battery FET is turned on to test and see if the short has been removed. If it has not, the FET turns off and the process repeats until the short is removed. This process is to protect the internal FET from over current.



#### 9.4 Device Functional Modes

### 9.4.1 I<sup>2</sup>C Operation (Host Mode / Default Mode)

There are two primary modes of operation when interacting with the charge parameters of the bq24251 chargers:

1) *Host mode* operation where the I<sup>2</sup>C registers set the charge parameters, and 2) *Default mode* where the register defaults set the charge parameters.

Figure 24 illustrates the behavior of the bq24251 when transitioning between host mode and stand alone mode:




Figure 24. Host Mode and Stand Alone Mode Handoff

Once the battery or input is inserted and above the good thresholds, the device determines if an I<sup>2</sup>C command has been received in order to discern whether to operate from the I<sup>2</sup>C registers or the internal register defaults. In stand-alone mode the input current limit is set by the EN1/EN2 pins. If the watch dog timer is enabled, the device will enter stand alone operation once the watchdog timer expires and re-initiate the default charge settings.



### 9.5 Programming

### 9.5.1 Serial Interface Description

The bq2425x uses an  $I^2C$  compatible interface to program charge parameters.  $I^2C$   $^{TM}$  is a 2-wire serial interface developed by NXP (formerly Philips Semiconductor, see  $I^2C$ -Bus Specification, Version 5, October 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the  $I^2C$  compatible devices connect to the  $I^2C$  bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The bq2425x device works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus™ Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. The I<sup>2</sup>C circuitry is powered from IN when a supply is connected.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The bq24251 device only supports 7-bit addressing. The device 7-bit address is defined as '1101010' (0x6Ah).

To avoid  $I^2C$  hang-ups, a timer ( $t_{I2CRESET}$ ) runs during I2C transactions. If the transaction takes longer than  $t_{I2CRESET}$ , any additional commands are ignored and the I2C engine is reset. The timeout is reset with START and repeated START conditions and stops when a valid STOP condition is sent.

#### 9.5.1.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 25. All I<sup>2</sup>C -compatible devices should recognize a start condition.




Figure 25. START and STOP Condition

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 26). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 27) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




Figure 26. Bit Transfer on the Serial Interface



### **Programming (continued)**

The master generates further SCL cycles to either transmit data to the slave (R/W bit 0) or receive data from the slave (R/W bit 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 25). This releases the bus and stops the communication link with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I2C logic from remaining in a incorrect state. Attempting to read data from register addresses not listed in this section will result in 0xFFh being read out.




Figure 27. Acknowledge on the I2C Bus




Figure 28. Bus Protocol



### 9.6 Register Maps

### 9.6.1 Register #1

Memory location: 00, Reset state: x0xx xxxx

| BIT     | NAME     | READ/WRITE | FUNCTION                                                                                                                                                                         |
|---------|----------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B7(MSB) | WD_FAULT | Read only  | Read:0 – No fault 1 – WD timeout if WD enabled                                                                                                                                   |
| B6      | WD_EN    | Read/Write | 0 – Disable<br>1 – Enable (also resets WD timer)                                                                                                                                 |
| B5      | STAT_1   | Read only  | 00 - Ready                                                                                                                                                                       |
| B4      | STAT_0   | Read only  | 01 – Charge in progress<br>10 – Charge done<br>11 – Fault                                                                                                                        |
| В3      | FAULT_3  | Read only  | 0000 – Normal                                                                                                                                                                    |
| B2      | FAULT_2  | Read only  | 0001 – Input OVP<br>0010 – Input UVLO                                                                                                                                            |
| B1      | FAULT_1  | Read only  | 0010 - Input 6VEO                                                                                                                                                                |
| B0(LSB) | FAULT_0  | Read only  | 0100 – Battery Temperature (TS) Fault 0101 – Battery OVP 0110 – Thermal Shutdown 0111 – Timer Fault 1000 – No Battery connected 1001 – ISET short 1010 – Input Fault and LDO low |

- WD\_FAULT '0' indicates no watch dog fault has occurred, where a '1' indicates a fault has previously occurred.
- **WD\_EN** Enables or disables the internal watch dog timer. A '1' enables the watch dog timer and a '0' disables it. '1' is default for bq24251 only.
- STAT Indicates the charge controller status.
- FAULT Indicates the faults that have occurred. If multiple faults occurred, they can be read by sequentially
  addressing this register (e.g. reading the register 2 or more times). Once all faults have been read and the
  device is in a non-fault state, the fault register will show "Normal". Regarding the "Input Fault & LDO Low" the
  IC indicates this if LDO is low and at the same time the input is below UVLO or coming out of UVLO with
  LDO still low.



### 9.6.2 Register #2

Memory location: 01, Reset state: xxxx 1100

| BIT      | NAME                      | READ/WRITE | FUNCTION                                                                                                                                                                                                                                                                 |
|----------|---------------------------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B7(MSB)  | Reset                     | Write only | Write: 1 – Reset all registers to default values 0 – No effect                                                                                                                                                                                                           |
| В6       | I <sub>IN_ILIMIT_2</sub>  | Read/Write | 000 - USB2.0 host with 100mA current limit                                                                                                                                                                                                                               |
| B5       | I <sub>IN_ILIMIT_1</sub>  | Read/Write | 001 – USB3.0 host with 150mA current limit                                                                                                                                                                                                                               |
| В4       | I <sub>IN_ILIMIT _0</sub> | Read/Write | O10 – USB2.0 host with 500mA current limit O11 – USB3.0 host with 900mA current limit 100 – Charger with 1500mA current limit 101 – Charger with 2000mA current limit 110 – External ILIM current limit 111- No input current limit with internal clamp at 3A (PTM MODE) |
| В3       | EN_STAT                   | Read/Write | 0 – Disable STAT function<br>1 – Enable STAT function                                                                                                                                                                                                                    |
| B2       | EN_TERM                   | Read/Write | <ul><li>0 – Disable charge termination</li><li>1 – Enable charge termination</li></ul>                                                                                                                                                                                   |
| B1       | CE                        | Read/Write | 0 – Charging is enabled<br>1 – Charging is disabled                                                                                                                                                                                                                      |
| B0 (LSB) | HZ_MODE                   | Read/Write | 0 – Not high impedance mode<br>1 – High impedance mode                                                                                                                                                                                                                   |

- I<sub>IN\_LIMIT</sub> Sets the input current limit level. When in host mode this register sets the regulation level. However, when in standalone mode (e.g. no I<sup>2</sup>C writes have occurred after power up or the WD timer has expired) the external resistor setting for I<sub>ILIM</sub> sets the regulation level.
- **EN\_STAT** Enables and disables the STAT pin. When set to a '1' the STAT pin is enabled and function normally. When set to a '0' the STAT pin is disabled and the open drain FET is in HiZ mode.
- **EN\_TERM** Enables and disables the termination function in the charge controller. When set to a '1' the termination function will be enabled. When set to a '0' the termination function will be disabled. When termination is disabled, there are no indications of the charger terminating (i.e. STAT pin or STAT registers).
- $\overline{\text{CE}}$  The charge enable bit which enables or disables the charge function. When set to a '0', the charger operates normally. When set to a '1', the charger is disables by turning off the BAT FET between SYS and BAT. The SYS pin continues to stay active via the switch mode controller if an input is present.
- HZ\_MODE Sets the charger IC into low power standby mode. When set to a '1', the switch mode controller
  is disabled but the BAT FET remains ON to keep the system powered. When set to a '0', the charger
  operates normally.



### 9.6.3 Register #3

Memory location: 02, Reset state: 1000 1111

| BIT      | NAME                     | READ/WRITE | FUNCTION                                                                                                 |
|----------|--------------------------|------------|----------------------------------------------------------------------------------------------------------|
| B7(MSB)  | VBATREG_5 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 640mV (default 1)                                                            |
| B6       | VBATREG_4 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 320mV (default 0)                                                            |
| B5       | VBATREG_3 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 160mV (default 0)                                                            |
| B4       | VBATREG_2 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 80mV (default 0)                                                             |
| В3       | VBATREG_1 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 40mV (default 1)                                                             |
| B2       | VBATREG_0 <sup>(1)</sup> | Read/Write | Battery Regulation Voltage: 20mV (default 1)                                                             |
| B1(4)(5) | USB_DET_1/EN2            | Read Only  | Return USB detection result or pin EN2/EN1 status –                                                      |
| B0(LSB)  | USB_DET_0/EN1            | Read Only  | 00 – DCP detected / EN2=0, EN1=0<br>01 – CDP detected / EN2=0, EN1=1<br>10 – SDP detected / EN2=1, EN1=0 |
|          |                          |            | 11 – Apple/TT or non-standard adaptor detected / EN2=1, EN1=1                                            |

- (1) Charge voltage range is 3.5 V—4.44 V with the offset of 3.5 V and step of 20 mV (default 4.2 V)
- **V**<sub>BATREG</sub> Sets the battery regulation voltage
- USB\_DET/EN Provides status of the D+/D- detection-results for spins that include the D+/D- pins or the state of EN1/EN2 for spins that include the EN1/EN2 pins

### 9.6.4 Register #4

Memory location: 03, Reset state: 1111 1000

| BIT     | NAME                      | READ/WRITE | FUNCTION                                                |
|---------|---------------------------|------------|---------------------------------------------------------|
| B7(MSB) | ICHG_4 <sup>(1)</sup> (2) | Read/Write | Charge current<br>800 mA – (default 1)                  |
| В6      | ICHG_3 <sup>(1)</sup> (2) | Read/Write | Charge current:<br>400 mA – (default 1)                 |
| B5      | ICHG_2 <sup>(1)</sup> (2) | Read/Write | Charge current:<br>200 mA – (default 1)                 |
| B4      | ICHG_1 <sup>(1)</sup> (2) | Read/Write | Charge current:<br>100 mA – (default 1)                 |
| В3      | ICHG_0 <sup>(1)</sup> (2) | Read/Write | Charge current:<br>50 mA – (default 1)                  |
| B2      | ITERM_2 <sup>(3)</sup>    | Read/Write | Termination current sense threshold: 100 mA (default 0) |
| B1      | ITERM_1 (3)               | Read/Write | Termination current sense threshold: 50 mA (default 0)  |
| B0(LSB) | ITERM_0 <sup>(3)</sup>    | Read/Write | Termination current sense threshold: 25 mA (default 0)  |

- Charge current offset is 500 mA and default charge current is external (maximum is 2.0A)
- When all bits are 1's, it is external ISET charging mode

  Termination threshold voltage offset is 50 mA. The default termination current is 50 mA if the charge is selected from I<sup>2</sup>C. Otherwise, termination is set to 10% of ICHG in external I\_set mode with ±10% accuracy.
- I<sub>CHG</sub> Sets the charge current regulation
- I<sub>TERM</sub> Sets the current level at which the charger will terminate



#### 9.6.5 Register #5

Memory location: 04, Reset state: xx00 x010

| BIT     | NAME                        | READ/WRITE | FUNCTION                                                                                                                                |
|---------|-----------------------------|------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| B7(MSB) | LOOP_STATUS1(1)             | Read Only  | 00 – No loop is active that slows down timer                                                                                            |
| В6      | LOOP_STATUS0 <sup>(1)</sup> | Read Only  | 01 – V <sub>IN_DPM</sub> regulation loop is active<br>10 – Input current limit loop is active<br>11 – Thermal regulation loop is active |
| B5      | LOW_CHG                     | Read/Write | 0 – Normal charge current set by 03h<br>1 – Low charge current setting 330mA (default 0)                                                |
| B4      | DPDM_EN                     | Read/Write | 0 – Bit returns to 0 after D+/D– detection is performed 1 – Force D+/D– detection (default 0)                                           |
| В3      | CE_STATUS                   | Read Only  | 0 – CE low<br>1 – CE high                                                                                                               |
| B2      | V <sub>INDPM_2</sub> (2)    | Read/Write | Input V <sub>IN-DPM</sub> voltage: 320mV (default 0)                                                                                    |
| B1      | V <sub>INDPM_1</sub> (2)    | Read/Write | Input V <sub>IN-DPM</sub> voltage: 160mV (default 1)                                                                                    |
| B0(LSB) | V <sub>INDPM_0</sub> (2)    | Read/Write | Input V <sub>IN-DPM</sub> voltage: 80mV (default 0)                                                                                     |

<sup>(1)</sup> LOOP\_STATUS bits show if there are any loop is active that slow down the safety timer. If a status occurs, these bits announce the status and do not clear until read. If more than one occurs, the first one is shown.

- **LOW\_CHG** When set to a '1', the charge current is reduced 330mA independent of the charge current setting in register 0x03. When set to '0', the charge current is set by register 0x03.
- **DPDM\_EN** Forces a D+/D- detection routine to be executed once a '1' is written. This is independent of the input being supplied.
- **CE\_STATUS** Provides the status of the  $\overline{\text{CE}}$  pin level. If the  $\overline{\text{CE}}$  pin is forced high, this bit returns a '1'. If the  $\overline{\text{CE}}$  pin is forced low, this bit returns a '0'.
- V<sub>INDPM</sub> Sets the input VDPM level.

<sup>(2)</sup> VIN-DPM voltage offset is 4.20V and default  $V_{\rm IN\_DPM}$  threshold is 4.36 V.

<sup>•</sup> **LOOP\_STATUS** – Provides the status of the active regulation loop. The charge controller allows for only one loop can regulate at a time.



#### 9.6.6 Register #6

Memory location: 05, Reset state: 101x 1xxx

| BIT     | NAME     | READ/WRITE | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|---------|----------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B7(MSB) | 2XTMR_EN | Read/Write | 0 – Timer not slowed at any time<br>1 – Timer slowed by 2x when in thermal regulation, V <sub>IN_DPM</sub> or DPPM (default 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| B6      | TMR_1    | Read/Write | Safety Timer Time Limit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| B5      | TMR_2    | Read/Write | 00 – 0.75 hour fast charge<br>01 – 6 hour fast charge (default 01)<br>10 – 9 hour fast charge<br>11 – Disable safety timers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| B4      | SYSOFF   | Read/Write | 0 – SYSOFF disabled<br>1 – SYSOFF enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| В3      | TS_EN    | Read/Write | 0 – TS function disabled<br>1 – TS function enabled (default 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| B2      | TS_STAT2 | Read only  | TS Fault Mode:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| B1      | TS_STAT1 | Read only  | 000 – Normal, No TS fault                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| B0(LSB) | TS_STAT0 | Read only  | $\begin{array}{l} 001-TS\ temp > T_{HOT}\ (Charging\ suspended\ for\ JEITA\ and\ Standard\ TS) \\ 010-T_{WARM} < TS\ temp < T_{HOT}\ (Regulation\ voltage\ is\ reduced\ for\ JEITA\ standard) \\ 011-T_{COLD} < TS\ temp < T_{COL}\ (Charge\ current\ is\ reduced\ for\ JEITA\ standard) \\ 100-TS\ temp < T_{COLD}\ (Charging\ suspended\ for\ JEITA\ and\ Standard\ TS) \\ 101-T_{FREEZE} < TS\ temp < T_{COLD}\ (Charging\ at\ 3.9V\ and\ 100mA\ and\ only\ for\ PSE\ option\ only) \\ 110-TS\ temp < T_{FREEZE}\ (Charging\ suspended\ for\ PSE\ option\ only) \\ 111-TS\ open\ (TS\ disabled) \end{array}$ |

- 2xTMR\_EN When set to a '1', the 2x Timer function is enabled and allows for the timer to be extended if a
  condition occurs where the charge current is reduced (i.e. V<sub>IN\_DPM</sub>, thermal regulation, etc.). When set to a '0',
  this function is disabled and the normal timer will always be executed independent of the current reduce
  conditions.
- SYSOFF When set to a '1' and the input is removed, the internal battery FET is turned off in order to reduce the leakage from the BAT pin to less than 1μA. Note that this disconnects the battery from the system. When set to a '0', this function is disabled.
- **TS\_EN** Enables and disables the TS function. When set to a '0' the TS function is disabled otherwise it is enabled. Only applies to spins that have a TS pin.
- TS\_STAT Provides status of the TS pin state for versions that have a TS pin. "100" indicates the TS temp
   < T<sub>COLD</sub> and charging suspended for JEITA Standard. In order to ensure continuation of the charge process
   when an almost-full battery stops charging due to a cold temperature fault, it is recommended that a CE
   toggle is done on the I2C or CE pin.



#### 9.6.7 Register #7

Memory location: 06, Reset state: 1110 0000

| BIT     | NAME             | READ/WRITE | FUNCTION                                                                                                                  |
|---------|------------------|------------|---------------------------------------------------------------------------------------------------------------------------|
| B7(MSB) | VOVP_2           | Read/Write | OVP voltage:                                                                                                              |
| B6      | VOVP_1           | Read/Write | 000 – 6.0 V; 001 – 6.5 V; 010 – 7.0 V; 011 – 8.0 V                                                                        |
| B5      | VOVP_0           | Read/Write | 100 – 9.0 V; 101 – 9.5 V; 110 – 10.0 V; 111 –10.5 V                                                                       |
| B4      | CLR_VDP          | Read/Write | 0 – Keep D+ voltage source on during DBP charging 1 – Turn off D+ voltage source to release D+ line                       |
| В3      | FORCE_BAT<br>DET | Read/Write | 0 – Enter the battery detection routine only if TERM is true or Force PTM is true 1 – Enter the battery detection routine |
| B2      | FORCE_PTM        | Read/Write | 0 – PTM mode is disabled<br>1 – PTM mode is enabled                                                                       |
| B1      | N/A              | Read/Write | Not available. Keep set to 0.                                                                                             |
| B0(LSB) | N/A              | Read/Write | Not available. Keep set to 0.                                                                                             |

- VOVP Sets the OVP level
- **CLR\_VDP** When the D+/D– detection has finished, some cases require the D+ pin to force a voltage of 0.6 V. This bit allows the system to clear the voltage prior to any communication on the D+/D– pins. A '1' clears the voltage at the D+ pin if present.
- **FORCE\_BATDET** Forces battery detection and provides status of the battery presence. A logic '1' enables this function.
- FORCE\_PTM Puts the device in production test mode (PTM) where the input current limit is disabled. Note that a battery must not be present prior to using this function. Otherwise the function will not be allowed to execute. A logic '1' enables the PTM function.



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The bq2425x devices are high-efficiency switched-mode chargers. The device has integrated power FETs that are able to charge at up to a 2-A charging rate, and an integrated 50-mA LDO. In I2C mode (bq24251), the device has programmable battery charge voltage (VBATREG), charge current (ICHG), input current limit (ILIM), and input over-voltage protection threshold (VOVP). The charge current and the input current limit are programmed using external resistors (RISET and RILIM) connected from the ISET and ILIM pins to ground. The range of these resistors can be found in the datasheet. Both of these currents can be programmed up to 2 A. The device also has complete system-level protection such as input under-voltage lockout (UVLO), input over-voltage protection (OVP), battery OVP, sleep mode, thermal regulation and thermal shutdown, voltage-based NTC monitoring input, and safety timers.

# 10.2 Typical Application




Figure 29. bq24251 Typical Application Circuit



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

Use the following typical application design procedure to select external components values for the bq24251 device.

**Table 5. Design Parameters** 

| SPECIFICATION             | TEST CONDITION                                                     | MIN       | TYP | MAX  | UNIT |
|---------------------------|--------------------------------------------------------------------|-----------|-----|------|------|
| Input DC voltage, VIN     | Recommended input voltage range                                    | 4.35 10.5 |     |      | V    |
| Input current             | Recommended input current range                                    |           |     | 2    | Α    |
| Charge current            | Fast charge current range                                          | 0.5       |     | 2    | Α    |
| Output regulation voltage | Standalone mode or I2C default mode                                |           | 4.2 |      | V    |
| Output regulation voltage | I2C host mode: operating in voltage regulation, programmable range | 3.5       |     | 4.44 | V    |
| LDO                       | LDO output voltage                                                 |           | 4.9 |      | V    |

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inductor Selection

The inductor selection depends on the application requirements. The bq24250 is designed to operate at around 1  $\mu$ H. The value will have an effect on efficiency, and the ripple requirements, stability of the charger, package size, and DCR of the inductor. The 1- $\mu$ H inductor provides a good tradeoff between size and efficiency and ripple.

Once the inductance has been selected, the peak current is needed in order to choose the saturation current rating of the inductor. Make sure that the saturation current is always greater than or equal to the calculated IPEAK. The following equation can be used to calculate the current ripple:

$$\Delta I_1 = \{VBAT (VIN - VBAT)\}/(VIN \times fs \times L)$$
(6)

Then use current ripple to calculate the peak current as follows:

$$I_{PEAK} = Load \times (1 + \Delta I_L/2) \tag{7}$$

In this design example, the regulation voltage is set to 4.2 V, the input voltage is 5 V and the inductance is selected to be 1- $\mu$ H. The maximum charge current that can be used in this application is 1A and can be set by I2C command. The peak current is needed in order to choose the saturation current rating of the inductor. Using equation 6 and 7,  $\Delta I_L$  is calculated to be 0.224 A and the inductor peak current is 1.112 A. A 1- $\mu$ F BAT cap is needed and 22- $\mu$ F SYS cap is needed on the system trace.

The default settings for external fast charge current and external setting of current limit are chosen to be IFC=500 mA and ILIM=1 A. RISET and RILIM need to be calculated using equation 1 and 2 in the data sheet.

The fast charge current resistor (RISET) can be set as follows:

RISET=250/0.5A=500Ω

The input current limit resistor (RILIM) can be set as follows:


RILIM=  $270/1A=270\Omega$ 

The external settings of VIN\_DPM can be designed by calculating R1 and R2 according to Equation 3 in this data sheet and the typical application circuit. VIN\_DPM should be chosen first along with R1. VIN\_DPM is chosen to be 4.48 V and R1 is set to 274 K $\Omega$  in this design example. Using equation 3, the value of R2 is calculated to be 100 K $\Omega$ .

In this design example, the application needs to be JEITA compliant. Thus,  $T_{COLD}$  must be 0°C and  $T_{HOT}$  must be 60°C. If an NTC resistor is chosen such that the beta is 4500K and the nominal resistance is 13 K $\Omega$ , the calculated R3 and R4 values are 5 K $\Omega$  and 8.8 K $\Omega$  respectively. These results are obtained from Equation 4 and Equation 5 in this data sheet.



# 10.2.3 Application Curves





# 11 Power Supply Recommendations

The devices are designed to operate from an input voltage range between 4.35V and 10.5V. This input supply must be well regulated. If the input supply is located more than a few inches from the bq24250 charger, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

# 12 Layout

### 12.1 Layout Guidelines

- 1. Place the BOOT, PMID, IN, BAT, and LDO capacitors as close as possible to the IC for optimal performance.
- 2. Connect the inductor as close as possible to the SW pin, and the SYS/CSIN cap as close as possible to the inductor minimizing noise in the path.
- 3. Place a  $1-\mu F$  PMID capacitor as close as possible to the PMID and PGND pins, making the high frequency current loop area as small as possible.
- 4. The local bypass capacitor from SYS/CSIN to GND must be connected between the SYS/CSIN pin and PGND of the IC. This minimizes the current path loop area from the SW pin through the LC filter and back to the PGND pin.
- 5. Place all decoupling capacitors close to their respective IC pins and as close as possible to PGND (do not place components such that routing interrupts power-stage currents). All small control signals must be routed away from the high-current paths.
- 6. To reduce noise coupling, use a ground plane if possible, to isolate the noisy traces from spreading its noise all over the board. Put vias inside the PGND pads for the IC.
- 7. The high-current charge paths into IN, Micro-USB, BAT, SYS/CSIN, and from the SW pins must be sized appropriately for the maximum charge current to avoid voltage drops in these traces.
- 8. For high-current applications, the balls for the power paths must be connected to as much copper in the board as possible. This allows better thermal performance because the board conducts heat away from the IC.



# 12.2 Layout Example




Figure 34. Recommended bq2425x PCB Layout for DSBGA Package



## 12.3 Thermal Considerations

During the charging process, to prevent overheat of the chip, bq2425x monitors the junction temperature,  $T_J$ , of the die and begins to taper down the charge current once  $T_J$  reaches the thermal regulation threshold, TREG. The charge current is reduced when the junction temperature increases above TREG. Once the charge current is reduced, the system current is reduced while the battery supplements the load to supply the system. This may cause a thermal shutdown of the IC if the die temperature rises too. At any state, if  $T_J$  exceeds TSHTDWN, bq2425x suspends charging and disables the buck converter. During thermal shutdown mode, PWM is turned off, all safety timers are suspended, and a single 256 $\mu$ s pulse is sent on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the I2C. A new charging cycle begins when  $T_J$  falls below TSHTDWN by approximately 10°C.



# 13 器件和文档支持

# 13.1 相关链接

下面的表格列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

表 6. 相关链接

| 器件      | 产品文件夹 | 样片与购买 | 技术文档  | 工具和软件 | 支持和社区 |
|---------|-------|-------|-------|-------|-------|
| bq24251 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |
| bq24253 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |

## 13.2 商标

All trademarks are the property of their respective owners.

# 13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 13.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



# 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

## 14.1 封装摘要



0-Pin A1 Marker, TI-TI Letters, YM- Year Month Date Code, LLLL-Lot Trace Code, S-Assembly Site Code www.ti.com

31-Oct-2025

# **PACKAGING INFORMATION**

| Orderable part number | Status (1) | Material type | Package   Pins   | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| BQ24250RGER           | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -            | BQ24250          |
| BQ24250RGER.A         | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250RGERG4         | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250RGERG4.A       | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250RGET           | Active     | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -            | BQ24250          |
| BQ24250RGET.A         | Active     | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250YFFR           | Active     | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250YFFR.A         | Active     | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250YFFT           | Active     | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24250YFFT.A         | Active     | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24250          |
| BQ24251RGER           | NRND       | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251RGER.A         | NRND       | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251RGET           | NRND       | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251RGET.A         | NRND       | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251YFFR           | NRND       | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251YFFR.A         | NRND       | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251YFFT           | NRND       | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24251YFFT.A         | NRND       | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24251          |
| BQ24253RGER           | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253RGER.A         | Active     | Production    | VQFN (RGE)   24  | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253RGET           | Active     | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253RGET.A         | Active     | Production    | VQFN (RGE)   24  | 250   SMALL T&R       | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253YFFR           | Active     | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253YFFR.A         | Active     | Production    | DSBGA (YFF)   30 | 3000   LARGE T&R      | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253YFFT           | Active     | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |
| BQ24253YFFT.A         | Active     | Production    | DSBGA (YFF)   30 | 250   SMALL T&R       | Yes             | SNAGCU                        | Level-1-260C-UNLIM         | -40 to 85    | BQ24253          |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



# PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 18-Jun-2025


## TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| BQ24250RGER   | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24250RGERG4 | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24250RGET   | VQFN            | RGE                | 24 | 250  | 180.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24250YFFR   | DSBGA           | YFF                | 30 | 3000 | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |
| BQ24250YFFT   | DSBGA           | YFF                | 30 | 250  | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |
| BQ24251RGER   | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24251RGET   | VQFN            | RGE                | 24 | 250  | 180.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24251YFFR   | DSBGA           | YFF                | 30 | 3000 | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |
| BQ24251YFFT   | DSBGA           | YFF                | 30 | 250  | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |
| BQ24253RGER   | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24253RGET   | VQFN            | RGE                | 24 | 250  | 180.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ24253YFFR   | DSBGA           | YFF                | 30 | 3000 | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |
| BQ24253YFFT   | DSBGA           | YFF                | 30 | 250  | 180.0                    | 8.4                      | 2.09       | 2.59       | 0.78       | 4.0        | 8.0       | Q1               |



www.ti.com 18-Jun-2025




\*All dimensions are nominal

|               |              |                 |      |      |             | 100 101 ( ) |             |
|---------------|--------------|-----------------|------|------|-------------|-------------|-------------|
| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm)  | Height (mm) |
| BQ24250RGER   | VQFN         | RGE             | 24   | 3000 | 346.0       | 346.0       | 33.0        |
| BQ24250RGERG4 | VQFN         | RGE             | 24   | 3000 | 346.0       | 346.0       | 33.0        |
| BQ24250RGET   | VQFN         | RGE             | 24   | 250  | 182.0       | 182.0       | 20.0        |
| BQ24250YFFR   | DSBGA        | YFF             | 30   | 3000 | 182.0       | 182.0       | 20.0        |
| BQ24250YFFT   | DSBGA        | YFF             | 30   | 250  | 182.0       | 182.0       | 20.0        |
| BQ24251RGER   | VQFN         | RGE             | 24   | 3000 | 346.0       | 346.0       | 33.0        |
| BQ24251RGET   | VQFN         | RGE             | 24   | 250  | 182.0       | 182.0       | 20.0        |
| BQ24251YFFR   | DSBGA        | YFF             | 30   | 3000 | 182.0       | 182.0       | 20.0        |
| BQ24251YFFT   | DSBGA        | YFF             | 30   | 250  | 182.0       | 182.0       | 20.0        |
| BQ24253RGER   | VQFN         | RGE             | 24   | 3000 | 346.0       | 346.0       | 33.0        |
| BQ24253RGET   | VQFN         | RGE             | 24   | 250  | 182.0       | 182.0       | 20.0        |
| BQ24253YFFR   | DSBGA        | YFF             | 30   | 3000 | 182.0       | 182.0       | 20.0        |
| BQ24253YFFT   | DSBGA        | YFF             | 30   | 250  | 182.0       | 182.0       | 20.0        |



DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月