

# Fully Integrated Switch-Mode One-Cell Li-Ion Charger with Full USB Compliance and USB-OTG Support

**Check for Samples:** [bq24150](#), [bq24151](#)

## FEATURES

- Charge Faster than Linear Chargers
- High-Accuracy Voltage and Current Regulation
  - Input Current Regulation Accuracy:  $\pm 5\%$  (100 mA and 500 mA)
  - Charge Voltage Regulation Accuracy:  $\pm 0.5\%$  (25°C),  $\pm 1\%$  (0°C to 125°C)
  - Charge Current Regulation Accuracy:  $\pm 5\%$
- High-Efficiency Mini-USB/AC Battery Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- 20-V Absolute Maximum Input Voltage Rating
- 6-V Maximum Operating Input Voltage
- Built-In Input Current Sensing and Limiting
- Integrated Power FETs for Up To 1.25-A Charge Rate
- Programmable Charge Parameters through I<sup>2</sup>C™ Interface (up to 3.4 Mbps):
  - Input Current
  - Fast-Charge/Termination Current
  - Charge Voltage (3.5 V to 4.44 V)
  - Safety Timer
  - Termination Enable
- Synchronous Fixed-Frequency PWM Controller Operating at 3 MHz With 0% to 99.5% Duty Cycle
- Automatic High Impedance Mode for Low Power Consumption
- Safety Timer with Reset Control
- Reverse Leakage Protection Prevents Battery Drainage
- Thermal Regulation and Protection
- Input/Output Overvoltage Protection
- Status Output for Charging and Faults
- USB Friendly Boot-Up Sequence
- Automatic Charging – bq24150
- Automatic High Impedance Mode – bq24151
- Boost Mode Operation for USB OTG:
  - Input Voltage Range (from Battery): 2.5 V to

**4.5 V**

- Output Voltage for VBUS: 5.05 V
- 1.976 x 1.946mm 20-Pin WCSP Package

## APPLICATIONS


- **Mobile and Smart Phones**
- **MP3 Players**
- **Handheld Devices**

## DESCRIPTION

The bq24150/1 is a compact, flexible, high-efficiency, USB-friendly switch-mode charge management device for single-cell Li-ion and Li-polymer batteries used in a wide range of portable applications. The charge parameters can be programmed through an I<sup>2</sup>C interface. The bq24150/1 integrates a synchronous PWM controller, power MOSFETs, input current sensing, high-accuracy current and voltage regulation, and charge termination, into a small WCSP package.

The bq24150/1 charges the battery in three phases: conditioning, constant current and constant voltage. The input current is automatically limited to the value set by the host. Charge is terminated based on user-selectable minimum current level. A safety timer with reset control provides a safety backup for I<sup>2</sup>C interface. During normal operation, bq24150/1 automatically restarts the charge cycle if the battery voltage falls below an internal threshold and automatically enters sleep mode or high impedance mode when the input supply is removed. The charge status is reported to the host using the I<sup>2</sup>C interface.

## Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I<sup>2</sup>C is a trademark of Philips Electronics.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2008–2010, Texas Instruments Incorporated




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## DESCRIPTION CONTINUED

During the charging process, the bq24150/1 monitors its junction temperature ( $T_J$ ) and reduces the charge current once  $T_J$  increases to approximately 125°C. To support USB OTG device, bq24150/1 provides VBUS (approximately 5.05 V) by boosting the battery voltage. The bq24150/1 is available in 20-pin WCSP package.

**WCSP PACKAGE**  
(Top View)



## TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
CSOUT	E4	I	Battery voltage and current sense input. Bypass it with a ceramic capacitor (minimum 0.1 $\mu$ F) to PGND if there are long inductive leads to battery.
VBUS	A1, A2	I	Charger input voltage. Bypass it with a 1- $\mu$ F ceramic capacitor from VBUS to PGND.
PMID	B1, B2, B3	O	Connection point between reverse blocking MOSFET and high-side switching MOSFET. Bypass it with a minimum of 3.3- $\mu$ F capacitor from PMID to PGND.
SW	C1, C2, C3	O	Internal switch to output inductor connection.
BOOT	A3	O	Boot-strapped capacitor for the high-side MOSFET gate driver. Connect a 10-nF ceramic capacitor (voltage rating above 10 V) from BOOT pin to SW pin.
PGND	D1, D2, D3		Power ground
CSIN	E1	I	Charge current-sense input. Battery current is sensed via the voltage drop across an external sense resistor. A 0.1- $\mu$ F ceramic capacitor to PGND is required.
SCL	A4	I	I <sup>2</sup> C interface clock. Open drain output, connect a 10-k $\Omega$ pullup resistor
SDA	B4	I/O	I <sup>2</sup> C interface data. Open drain output, connect a 10-k $\Omega$ pullup resistor
STAT	C4	O	Charge status pin. Pull low when charge in progress. Open drain for other conditions. During faults, a 128- $\mu$ S pulse is sent out. STAT pin can be disabled by the EN_STAT bit in control register. STAT can be used to drive a LED or communicate with a host processor.
VREF	E3	O	Internal bias regulator voltage. Connect a 1- $\mu$ F ceramic capacitor from this output to PGND. External load on VREF is not allowed.
AUXPWR	E2	I	Auxiliary power supply, connected to the battery pack to provide power in high-impedance mode. Bypass it with a 1- $\mu$ F ceramic capacitor from this pin to PGND.
OTG	D4	I	Boost mode enable control or input current limiting selection pin. When OTG is in active status, bq24150/1 is forced to operate in boost mode. It has higher priority over I <sup>2</sup> C control and can be disabled through control register. The logic voltage level at OTG active status can also be controlled. At POR, the OTG pin is default to be used as the input current limiting selection pin. When OTG = High, $I_{in}$ – limit = 500mA and when OTG = Low, $I_{in}$ – limit = 100mA, see the Control Register for details.

## PACKAGE DIMENSIONS

PACKAGE DEVICES	D	E
bq24150, bq24151	1.976 ± 0.05mm	1.946 ± 0.05mm

## ORDERING INFORMATION<sup>(1)</sup>

PART NO.	MARKING	MEDIUM	QUANTITY	Automatic Charging (VBUS Recycled, V <sub>BAT</sub> < V <sub>LOWV</sub> , 32 Minutes Mode)	Part Number Bit PN0, Control Register 03H, bit 3
bq24150YFFR	bq24150	Tape and Reel	3000	Yes	1
bq24150YFFT	bq24150	Tape and Reel	250	Yes	1
bq24151YFFR	bq24151	Tape and Reel	3000	No	0
bq24151YFFT	bq24151	Tape and Reel	250	No	0

(1) For the most current package information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

## DISSIPATION RATINGS<sup>(1)</sup>

PACKAGE	R <sub>θJA</sub>	R <sub>θJC</sub>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR T <sub>A</sub> > 25°C
WSCP-20 <sup>(1)</sup>	185°C/W <sup>(2)</sup>	1.57°C/W	0.54 W	0.0054 W/°C

- (1) Maximum power dissipation is a function of T<sub>J</sub>(max), R<sub>θJA</sub> and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = [T<sub>J</sub>(max)-T<sub>A</sub>] / R<sub>θJA</sub>.
- (2) For PCB board with only top trace layer. For PCB board with four layers (top trace layer, buried ground layer, buried signal layer and bottom layer), R<sub>θJA</sub> drops to 75.96°C/W

## ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V <sub>SS</sub>	Supply voltage range (with respect to PGND)	VBUS	–0.3 to 20 <sup>(3)</sup>	V
V <sub>I</sub>	Input voltage range (with respect to and PGND)	SCL, SDA, OTG, CSIN, CSOUT, AUXPWR	–0.3 to 7	V
V <sub>O</sub>	Output voltage range (with respect to and PGND)	PMID, STAT	–0.3 to 20	V
		VREF	6.5	V
		SW, BOOT	–0.7 to 20	V
	Voltage difference between CSIN and CSOUT inputs (V <sub>(CSIN)</sub> -V <sub>(CSOUT)</sub> )		±7	V
	Output sink	STAT	10	mA
I <sub>O</sub>	Output Current (average)	SW	1.25	A
T <sub>A</sub>	Operating free-air temperature range		–40 to 85	°C
T <sub>J</sub>	Junction temperature		–40 to 150	°C
T <sub>stg</sub>	Storage temperature		–65 to 150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.
- (2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal.
- (3) The bq24150/1 family can withstand up to 10.6 V continuously and 20 V for a maximum of 432 hours.

**RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>BUS</sub>	Supply voltage, V <sub>BUS</sub>	4		6 <sup>(1)</sup>	V
T <sub>J</sub>	Operating junction temperature range	0		+125	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOST or SW pins. A tight layout minimizes switching noise.

**ELECTRICAL CHARACTERISTICS**

Circuit of Figure 1, V<sub>BUS</sub> = 5 V, HZ\_MODE = 0, OPA\_MODE = 0 (charger mode operation), T<sub>J</sub> = 0°C to 125°C, T<sub>J</sub> = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENTS						
I <sub>(VBUS)</sub>	VBUS supply current control	VBUS > VBUS(min), PWM switching	10			mA
		VBUS > VBUS(min), PWM NOT switching	5			
		0°C < T <sub>J</sub> < 85°C, VBUS = 5 V, HZ_MODE = 1, V <sub>(AUXPWR)</sub> > V <sub>(LOWV)</sub> , SCL, SDA, OTG = 0 V or 1.8 V	20			μA
		0°C < T <sub>J</sub> < 85°C, VBUS = 5 V, HZ_MODE = 1, V <sub>(AUXPWR)</sub> < V <sub>(LOWV)</sub> , 32S mode, SCL, SDA, OTG = 0 V or 1.8 V	35			μA
I <sub>lkg</sub>	Leakage current from battery to VBUS pin	0°C < T <sub>J</sub> < 85°C, V <sub>(AUXPWR)</sub> = 4.2 V, High Impedance mode	5			μA
	Battery discharge current in High Impedance mode, (CSIN, CSOUT, AUXPWR, SW pins)	0°C < T <sub>J</sub> < 85°C, V <sub>(AUXPWR)</sub> = 4.2 V, High Impedance mode SCL, SDA, OTG = 0 V or 1.8 V	20			μA
VOLTAGE REGULATION						
V <sub>(OREG)</sub>	Output charge voltage	Operating in voltage regulation, programmable	3.5		4.44	V
	Voltage regulation accuracy	T <sub>A</sub> = 25°C	–0.5%		0.5%	
			–1%		1%	
CURRENT REGULATION (FAST CHARGE)						
I <sub>O(CHARGE)</sub>	Output charge current	V <sub>(LOWV)</sub> ≤ V <sub>(AUXPWR)</sub> < V <sub>(OREG)</sub> , VBUS > V <sub>(SLP)</sub> , R <sub>(SNS)</sub> = 68 mΩ Programmable	550		1250	mA
	Regulation accuracy for charge current across R <sub>(SNS)</sub> V <sub>(IREG)</sub> = I <sub>O(CHARGE)</sub> × R <sub>(SNS)</sub>	20 mV ≤ V <sub>(IREG)</sub> ≤ 40 mV	–5%		5%	
		40 mV < V <sub>(IREG)</sub>	–3%		3%	
WEAK BATTERY DETECTION						
V <sub>(LOWV)</sub>	Weak battery voltage threshold	Programmable	3.4		3.7	V
	Weak battery voltage accuracy		–5%		5%	
	Hysteresis for V <sub>(LOWV)</sub>	Battery voltage falling		100		mV
	Deglitch time for weak battery threshold	Rising voltage, 2-mV over drive, t <sub>RISE</sub> = 100 ns		30		ms
OTG PIN LOGIC LEVEL						
V <sub>IL</sub>	Input low threshold level				0.4	V
V <sub>IH</sub>	Input high threshold level		1.3			V
CHARGE TERMINATION DETECTION						
I <sub>(TERM)</sub>	Termination charge current	V <sub>(AUXPWR)</sub> > V <sub>(OREG)</sub> – V <sub>(RCH)</sub> , VBUS > V <sub>(SLP)</sub> , R <sub>(SNS)</sub> = 68 mΩ Programmable	50		400	mA
	Deglitch time for charge termination	Both rising and falling, 2-mV overdrive, t <sub>RISE</sub> , t <sub>FALL</sub> = 100 ns		30		
	Voltage regulation accuracy for termination current across R <sub>(SNS)</sub> V <sub>(IREG_TERM)</sub> = I <sub>O(TERM)</sub> × R <sub>(SNS)</sub>	3 mV ≤ V <sub>(IREG_TERM)</sub> < 5 mV	–25%		25%	
		5 mV ≤ V <sub>(IREG_TERM)</sub> < 20 mV	–10%		10%	
		20 mV ≤ V <sub>(IREG_TERM)</sub> ≤ 40 mV	–5%		5%	
INPUT POWER SOURCE DETECTION						
V <sub>IN(min)</sub>	Input voltage lower limit	Input power source detection	3.6	3.8	4	V
	Deglitch time for VBUS rising above V <sub>IN(min)</sub>	Rising voltage, 2-mV overdrive, t <sub>RISE</sub> = 100 ns		30		ms
	Hysteresis for V <sub>IN(min)</sub>	Input voltage rising	100		200	mV
t <sub>INT</sub>	Detection Interval	Input power source detection		2		S

## ELECTRICAL CHARACTERISTICS (continued)

Circuit of Figure 1, VBUS = 5 V, HZ\_MODE = 0, OPA\_MODE = 0 (charger mode operation), T<sub>J</sub> = 0°C to 125°C, T<sub>J</sub> = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT CURRENT LIMITING							
I <sub>IN</sub>	Input current limiting threshold	USB charge mode	I <sub>IN</sub> = 100 mA	88	93	98	mA
			I <sub>IN</sub> = 500 mA	450	475	500	
VREF BIAS REGULATOR							
V <sub>ref</sub>	Internal bias regulator voltage	VBUS > V <sub>IN</sub> (min) or V <sub>(AUXPWR)</sub> > V <sub>(BAT)</sub> min, I(VREF) = 1 mA, C(VREF) = 1 μF	2		6.5	V	
	V <sub>ref</sub> output short current limit			30		mA	
	Voltage from BOOT pin to SW pin	During charge or boost operation			6.5	V	
BATTERY RECHARGE THRESHOLD							
V <sub>(RCH)</sub>	Recharge threshold voltage	Below V <sub>(OREG)</sub>	100	120	150	mV	
	Deglitch time	V <sub>(AUXPWR)</sub> decreasing below threshold, t <sub>FALL</sub> = 100 ns, 10-mV overdrive		130		ms	
STAT OUTPUTS							
V <sub>OL</sub> (STAT)	Low-level output saturation voltage, STAT	I <sub>O</sub> = 10 mA, sink current			0.4	V	
	High-level leakage current for STAT	Voltage on STAT pin is 5 V			1	μA	
I <sup>2</sup> C BUS LOGIC LEVELS AND TIMING CHARACTERISTICS							
V <sub>OL</sub>	Output low threshold level	I <sub>O</sub> = 10 mA, sink current			0.4	V	
V <sub>IL</sub>	Input low threshold level				0.4	V	
V <sub>IH</sub>	Input high threshold level		1.2			V	
I <sub>(BIAS)</sub>	Input bias current	V <sub>(pull-up)</sub> = 1.8 V, SDA and SCL			1	μA	
f <sub>(SCL)</sub>	SCL clock frequency				3.4	MHz	
BATTERY DETECTION							
I <sub>(DETECT)</sub>	Battery detection current before charge done (sink current) <sup>(1)</sup>	Begins after termination detected, V <sub>(AUXPWR)</sub> ≤ V <sub>(OREG)</sub>		−0.45		mA	
	Battery detection time			262		ms	
SLEEP COMPARATOR							
V <sub>(SLP)</sub>	Sleep-mode entry threshold, V <sub>BUS</sub> - V <sub>AUXPWR</sub>	2.3 V ≤ V <sub>(AUXPWR)</sub> ≤ V <sub>(OREG)</sub> , V <sub>BUS</sub> falling	+0.0	+0.04	+0.1	V	
V <sub>(SLP_EXIT)</sub>	Sleep-mode exit hysteresis	2.3 V ≤ V <sub>(AUXPWR)</sub> ≤ V <sub>(OREG)</sub>	40	100	160	mV	
	Deglitch time for VBUS rising above V <sub>(SLP)</sub> + V <sub>(SLP_EXIT)</sub>	Rising voltage, 2-mV overdrive, t <sub>RISE</sub> = 100 ns		30		ms	
UNDERVOLTAGE LOCKOUT							
UVLO	IC active threshold voltage	VBUS rising	3.05	3.3	3.55	V	
UVLO <sub>(HYS)</sub>	IC active hysteresis	VBUS falling from above UVLO	120	150		mV	
PWM							
	Internal top reverse blocking MOSFET on-resistance	I <sub>IN</sub> (LIMIT) = 500 mA, Measured from VBUS to PMID		180	250	mΩ	
	Internal top N-channel Switching MOSFET on-resistance	Measured from PMID to SW		120	250		
	Internal bottom N-channel MOSFET on-resistance	Measured from SW to PGND		110	200		
f <sub>(OSC)</sub>	Oscillator frequency			3		MHz	
	Frequency accuracy		−10%		10%		
D <sub>(MAX)</sub>	Maximum duty cycle			99.5%			
D <sub>(MIN)</sub>	Minimum duty cycle		0				
	Synchronous mode to non-synchronous mode transition current threshold <sup>(2)</sup>	Low side MOSFET cycle by cycle current sensing		100		mA	

(1) Negative charge current means the charge current flows from the battery to charger (discharging battery).

(2) Bottom N-channel MOSFET always turns on for X60 ns and then turns off if current is too low.

**ELECTRICAL CHARACTERISTICS (continued)**

Circuit of Figure 1, VBUS = 5 V, HZ\_MODE = 0, OPA\_MODE = 0 (charger mode operation), T<sub>J</sub> = 0°C to 125°C, T<sub>J</sub> = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BOOST MODE OPERATION FOR VBUS (OPA_MODE = 1, HZ_MODE = 0)</b>						
V <sub>(BUS_B)</sub>	Boost output voltage (to pin VBUS)	2.5V < V <sub>(AUXPWR)</sub> < 4.5 V, Open loop		5.05		V
	Boost output voltage accuracy	Including line and load regulation	–3%		3%	
I <sub>(BO)</sub>	Maximum output current for boost	V <sub>(BUS_B)</sub> = 5.05 V, 2.5 V < V <sub>(AUXPWR)</sub> < 4.5 V	200			mA
I <sub>(BLIMIT)</sub>	Cycle by cycle current limit for boost	V <sub>(BUS_B)</sub> = 5.05 V, 2.5 V < V <sub>(AUXPWR)</sub> < 4.5 V		1		A
VBUS <sub>(OVP)</sub>	Overvoltage protection threshold for boost (VBUS pin)	Threshold over VBUS to turn off converter during boost	5.8	6	6.2	V
	VBUS <sub>(OVP)</sub> hysteresis	VBUS falling from above VBUS <sub>(OVP)</sub>		125		mV
V <sub>(BAT)MAX</sub>	Maximum battery voltage for boost (CSOUT pin)	V <sub>(CSOUT)</sub> rising edge during boost	4.75	4.9	5.05	V
	V <sub>(BAT)MAX</sub> hysteresis	V <sub>(CSOUT)</sub> falling from above VBATMAX		200		mV
V <sub>(BAT)MIN</sub>	Minimum battery voltage for boost (AUXPWR pin)	During boosting		2.5		V
		Before boost starts		2.9	3.05	V
	Boost output resistance at high-impedance mode (From VBUS to PGND)	HZ_MODE = 1	165			kΩ
<b>PROTECTION</b>						
V <sub>(OVP-IN)</sub>	Input VBUS OVP threshold voltage	Threshold over VBUS to turn off converter during charge	6.3	6.5	6.7	V
	V <sub>(OVP-IN)</sub> hysteresis	VBUS falling from above V <sub>(OVP-IN)</sub>		140		mV
V <sub>(OVP)</sub>	Battery OVP threshold voltage	V <sub>(CSOUT)</sub> threshold over V <sub>(OREG)</sub> to turn off charger during charge	110	117	121	%V (OREG)
	V <sub>(OVP)</sub> hysteresis	Lower limit for V <sub>(CSOUT)</sub> falling from above V <sub>(OVP)</sub>		11		
I <sub>(LIMIT)</sub>	Cycle-by-cycle current limit for charge	Charge mode operation	1.5	2.3	3	A
V <sub>(SHORT)</sub>	Short-circuit voltage threshold	V <sub>(AUXPWR)</sub> falling	1.9	2	2.1	V
	V <sub>(SHORT)</sub> hysteresis	V <sub>(AUXPWR)</sub> rising from below V <sub>(SHORT)</sub>		100		mV
I <sub>(SHORT)</sub>	Short-circuit current	V <sub>(AUXPWR)</sub> ≤ V <sub>(SHORT)</sub>	5	10	15	mA
T <sub>(SHTDWN)</sub>	Thermal trip			165		°C
	Thermal hysteresis			10		
T <sub>(CF)</sub>	Thermal regulation threshold <sup>(3)</sup>	Charge current begins to reduce		120		
T <sub>(32S)</sub>	Time constant for the 32 second timer	32 Second mode	12	32		s

(3) Verified by design

## TYPICAL APPLICATION CIRCUITS

$V_{BUS} = 5\text{ V}$ ,  $I_{(IN\_LIMIT)} = 500\text{ mA}$ ,  $I_{(CHARGE)} = 750\text{ mA}$ ,  $V_{BAT} = 3.5\text{ V to } 4.44\text{ V}$  (adjustable), Safety Timer = 32 minutes or 32 seconds.




Figure 1. I<sup>2</sup>C Controlled 1-Cell Charger Application Circuit

$V_{BUS} = 5\text{ V}$ ,  $I_{(IN\_LIMIT)} = 500\text{ mA}$ ,  $V_{OUT} = 3.5\text{ V to } 4.44\text{ V}$  (adjustable), Safety Timer = 32 minutes or 32 seconds.




Figure 2. I<sup>2</sup>C Controlled 1-Cell Pre-Regulator Application



## TYPICAL CHARACTERISTICS

Using circuit shown in [Figure 1](#),  $T_A = 25^\circ\text{C}$ , unless otherwise specified.

ADAPTER INSERTION




Figure 3.

BATTERY INSERTION/REMOVAL




Figure 4.

PWM CHARGING WAVEFORMS




Figure 5.

POOR SOURCE DETECTION




Figure 6.

BATTERY DETECTION AT POWER UP




Figure 7.

CYCLE BY CYCLE CURRENT LIMIT IN CHARGE MODE




Figure 8.



## TYPICAL CHARACTERISTICS (continued)

### INPUT CURRENT CONTROL




Figure 9.

### CHARGER EFFICIENCY




Figure 10.

### BOOST WAVEFORM (PWM MODE)




Figure 11.

### BOOST WAVEFORM (PFM MODE)




Figure 12.

### VBUS OVERLOAD WAVEFORMS (BOOST MODE)




Figure 13.

### LOAD STEP UP RESPONSE (BOOST MODE)




Figure 14.

## TYPICAL CHARACTERISTICS (continued)

LOAD STEP DOWN RESPONSE (BOOST MODE)




Figure 15.

CYCLE BY CYCLE CURRENT LIMITING IN BOOST MODE




Figure 16.

BOOST TO CHARGE MODE TRANSITION (OTG CONTROL)




Figure 17.

BOOST EFFICIENCY




Figure 18.

LINE REGULATION FOR BOOST




Figure 19.

LOAD REGULATION FOR BOOST




Figure 20.

FUNCTIONAL BLOCK DIAGRAM (Charge Mode)





Figure 21. Function Block Diagram of bq24150/1 in Charge Mode

**FUNCTIONAL BLOCK DIAGRAM (Boost Mode)****Figure 22. Function Block Diagram of bq24150/1 in Boost Mode**

# OPERATIONAL FLOW CHART




Figure 23. Operational Flow Chart of bq24150/1 in Charge Mode

## DETAILED FUNCTIONAL DESCRIPTION

For a current limited power source, such as a USB host or hub, the high efficiency converter is critical in fully using the input power capacity and charging the battery. Due to the high efficiency in a wide range of the input voltage and battery voltage, the switching mode charger is a good choice for high speed charging with less power loss and better thermal management.

The bq24150/1 is a highly integrated synchronous switch-mode charger with reverse boost function for USB OTG support, featuring integrated MOSFETs and small external components, targeted at extremely space-limited portable applications powered by 1-cell Li-Ion or Li-polymer battery pack.



The bq24150/1 usually has three operation modes: charge mode, boost mode, and high impedance mode. In charge mode, the bq24150/1 supports a precision Li-ion or Li-polymer charging system for single-cell applications. In boost mode, bq24150/1 boosts the battery voltage to VBUS for powering attached OTG devices. In high impedance mode, the bq24150/1 stops charging or boosting and operates in a mode with low current from VBUS or battery, to effectively reduce the power consumption when the portable device in standby mode. Through the proper control, bq24150/1 can achieve the smooth transition among different operation modes.

## CHARGE MODE OPERATION

### *Charge Profile*

In charge mode, bq24150/1 has four control loops to regulate input current, charge current, charge voltage and device junction temperature, as shown in [Figure 21](#). During the charging process, all four loops are enabled and the one that is dominant will take over the control. The bq24150/1 supports a precision Li-ion or Li-polymer charging system for single-cell applications. [Figure 24\(a\)](#) indicates a typical charge profile without input current regulation loop and it is similar to the traditional CC/CV charge curve, while [Figure 24\(b\)](#) shows a typical charge profile when input current limiting loop is dominant during the constant current mode, and in this case the charge current is higher than the input current so the charge process is faster than the linear chargers. For bq24150/1, the input current limits, the charge current, termination current, and charge voltage are all programmable using I<sup>2</sup>C interface.





**Figure 24. Typical Charging Profile of bq24150/1 for (a) without Input Current Limit, and (b) with Input Current Limit**

## PWM Controller in Charge Mode

The bq24150/1 provides an integrated, fixed 3 MHz frequency voltage-mode controller with Feed-Forward function to regulate charge current or voltage. This type of controller is used to help improve line transient response, thereby, simplifying the compensation network used for both continuous and discontinuous current conduction operation. The voltage and current loops are internally compensated using a Type-III compensation scheme that provides enough phase margin for stable operation, allowing the use of small ceramic capacitors with low ESR. There is a 0.5-V offset on the bottom of the PWM ramp to allow the device to operate between 0% to 99.5% duty cycles.

The bq24150/1 has two back to back common-drain N-channel MOSFETs at the high side and one N-channel MOSFET at low side. An input N-MOSFET (Q1) prevents battery discharge when VBUS is lower than VAUXPWR. The second high-side N-MOSFET (Q2) behaves as the switching control switch (see [Figure 21](#)). A charge pump circuit is used to provide gate drive for Q1, while a boot strap circuit with external boot-strap capacitor is used to boost up the gate drive voltage for Q2.

Cycle-by-cycle current limit is sensed through the internal sense MOSFETs for Q2 and Q3. The threshold for Q2 is set to a nominal 2.3-A peak current. The low-side MOSFET (Q3) also has a current limit that decides if the PWM Controller will operate in synchronous or non-synchronous mode. This threshold is set to 100mA and it turns off the low-side N-channel MOSFET (Q3) before the current reverses, preventing the battery from discharging. Synchronous operation is used when the current of the low-side MOSFET is greater than 100mA to minimize power losses.

## Battery Charging Process

At the beginning of precharge, while battery voltage is below the  $V_{(SHORT)}$  threshold, the bq24150/1 applies a short-circuit current,  $I_{(SHORT)}$ , to the battery.

When the battery voltage is above  $V_{(SHORT)}$  and below  $V_{(OREG)}$ , the charge current ramps up to fast charge current,  $I_{O(CHARGE)}$ , or a charge current that corresponds to the input current of  $I_{(IN\_LIMIT)}$ . The slew rate for fast charge current is controlled to minimize the current and voltage over-shoot during transient. Both the input current limit (default at 100 mA),  $I_{IN\_LIMIT}$ , and fast charge current,  $I_{O(CHARGE)}$ , can be set by the host. Once the battery voltage is close to the regulation voltage,  $V_{(OREG)}$ , the charge current is tapered down as shown in [Figure 24](#). The voltage regulation feedback occurs by monitoring the battery-pack voltage between the CSOUT and PGND pins. bq24150/1 is a fixed single-cell voltage version, with adjustable regulation voltage (3.5 V to 4.44 V) programmed through I<sup>2</sup>C interface.

The bq24150/1 monitors the charging current during the voltage regulation phase. Once the termination threshold,  $I_{TERM}$ , is detected and the battery voltage is above the recharge threshold, the bq24150/1 terminates charge. The termination current level is programmable. To disable the charge current termination, the host can set the charge termination bit ( $I\_Term$ ) of charge control register to 0, see the I<sup>2</sup>C section for details.


A new charge cycle is initiated when one of the following conditions is detected:

- The battery voltage falls below the  $V_{(OREG)} - V_{(RCH)}$  threshold.
- VBUS Power-on reset (POR), if battery voltage is below the  $V_{(LOWV)}$  threshold (bq24150 only).
- $\overline{CE}$  bit toggle or RESET bit is set (host controlled)

## Safety Timer in Charge Mode

At the beginning of charging process, the bq24150/1 starts a 32-minute timer ( $T_{32min}$ ) that can be stopped by any write-action performed by host through I<sup>2</sup>C interface. Once the 32-minute timer is stopped, a 32-second timer ( $T_{32sec}$ ) is automatically started. The 32-second timer can be reset by host using I<sup>2</sup>C interface. Writing "1" to reset bit of TMR\_RST in control register resets the 32-second timer and TMR\_RST is automatically set to "0" after the 32-second timer is reset. If the 32-second timer expires, the charge is terminated and charge parameters are reset to default values. Then the 32-minute timer starts and the charge resumes.

During normal charging process, the bq24150/1 is normally in 32-second mode with host control, and 32-minute mode without host control using I<sup>2</sup>C interface. The process repeats until the battery is fully charged. If the 32-minute timer expires, bq24150/1 turns off the charger and enunciates FAULT on the STATx bits of status register. This function prevents battery over charge if the host fails to reset the safety timer. The safety timer flow chart is shown in [Figure 25](#). Fault condition is cleared by POR and fault status bits can only be updated after the status bits are read out by the host.



**Figure 25. Timer Flow Chart for (a) bq24150 and (b) bq24151 in Charge Mode**

### USB Friendly Boot-Up Sequence

At power on reset (POR) of VBUS, if the battery voltage is above the weak battery threshold,  $V_{(LOWV)}$ , bq24150 operates in a mode dictated by the I<sup>2</sup>C control registers. If the battery voltage is below  $V_{(LOWV)}$  and the host control through I<sup>2</sup>C interface is lost (32 minute mode), the bq24150 resets all I<sup>2</sup>C registers with default values and enable the charger with an input current limit dictated by the OTG pin voltage level until the host programs the I<sup>2</sup>C registers. During this period, the input current limit is 100 mA when the voltage level of OTG pin is low; while the input current limit is 500 mA when the voltage level of OTG pin is high. This feature can revive the deeply discharged cell. The charge process continues even the battery is charged to the regulation voltage (default at 3.54 V) since termination is disabled by default. In another case, if the battery voltage is below  $V_{(LOWV)}$ , but the host control using I<sup>2</sup>C interface is available (32 second mode), the bq24150 operates in a mode dictated by control registers. However, at POR of VBUS, bq24151 goes to high impedance mode even the battery voltage is below  $V_{(LOWV)}$  and no host control through I<sup>2</sup>C interface is available. That is the major difference between bq24150 and bq24151.

## Input Current Limiting

To maximize the charge rate of bq24150/1 without overloading the USB port, the input current for bq24150/1 can be limited to 100mA or 500mA which is programmed in the control register or OTG pin. Once the input current reaches the input current limiting threshold, the charge current is reduced to keep the input current from exceeding the programmed threshold. For bq24150, the default input current limit is controlled by the OTG pin at VBUS power on reset when  $V_{(AUXPWR)}$  is lower than  $V_{(LOWV)}$ . The input current sensing resistor and control loop are integrated into bq24150/1. The input current limit can also be disabled using I<sup>2</sup>C control, see the definition of control register (01H) for details.

## Thermal Regulation and Protection

To prevent overheating the chip during the charging process, the bq24150/1 monitors the junction temperature,  $T_J$ , of the die and begins to taper down the charge current once  $T_J$  reaches the thermal regulation threshold,  $T_{CF}$ . The charge current is reduced to zero when the junction temperature increases approximately 10°C above  $T_{CF}$ . At any state, if  $T_J$  exceeds  $T_{SHTDWN}$ , bq24150/1 suspends charging. At thermal shutdown mode, PWM is turned off and all timers are frozen. Charging resumes when  $T_J$  falls below  $T_{SHTDWN}$  by approximately 10°C.

## Input Voltage Protection in Charge Mode

### Sleep Mode

The bq24150/1 enters the low-power sleep mode if the voltage on VBUS pin falls below sleep-mode entry threshold,  $V_{AUXPWR} + V_{SLP}$ , and VBUS is still higher than the poor source detection threshold,  $V_{IN(min)}$ . This feature prevents draining the battery during the absence of VBUS. During sleep mode, both the reverse blocking switch Q1 and PWM are turned off.

### Input Source Detection

During the charging process, bq24150/1 continuously monitors the input voltage, VBUS. If VBUS falls to the low input voltage threshold,  $V_{IN(min)}$ , poor input power source is detected. Under this condition, bq24150/1 terminates the charge process, waits for a delay time of  $T_{INT}$  and repeats the charging process, as indicated in [Figure 23](#). This unique function provides intelligence to bq24150/1 and so prevents USB power bus collapsing and oscillation when connecting to a suspended USB port, or a USB-OTG device with low current capability.

### Input Overvoltage Protection

The bq24150/1 provides a built-in input over-voltage protection to protect the device and other components against damages if the input voltage (Voltage from VBUS to PGND) goes too high. When an input overvoltage condition is detected, bq24150/1 turns off the PWM converter, sets fault status bits, and sends out fault pulse in STAT pin. Once VBUS drops below the input overvoltage exit threshold, the fault is cleared and charge process resumes.

## Battery Protection in Charge Mode

### Output Overvoltage Protection

The bq24150/1 provides a built-in overvoltage protection to protect the device and other components against damage if the battery voltage goes too high, as when the battery is suddenly removed. When an overvoltage condition is detected, bq24150/1 turns off the PWM converter, sets fault status bits and sends out fault pulse in STAT pin. Once  $V_{(CSOUT)}$  drops to the battery overvoltage exit threshold, the fault is cleared and charge process back to normal.

### Battery Detection During Normal Charging

For applications with removable battery packs, the bq24150/1 provides a battery absent detection scheme to reliably detect insertion or removal of battery packs.

During normal charging process with host control, once the voltage at the AUXPWR pin is above the battery recharge threshold,  $V_{(OREG)} - V_{(RCH)}$ , and the termination charge current is detected, bq24150/1 turns off the charge and enables a discharge current,  $I_{(DETECT)}$ , for a period of  $t_{DETECT}$ , then checks the battery voltage. If the

battery voltage is still above recharge threshold, the battery is present and the charge done is detected. However, if the battery voltage is below battery recharge threshold, the battery is absent. Under this condition, the charge parameters (such as input current limit) are reset to the default values and charge resumes after a delay of  $T_{INT}$ , as shown in Figure 23. This function ensures that the charge parameters are reset whenever the battery is replaced.

### Battery Detection at Power Up

The bq24150 has a unique battery detection scheme during the start up of the charger. At VBUS power up, if the timer is in 32-minute mode, the bq24150 starts a 32ms timer when exiting from short circuit mode to PWM charge mode. If the battery voltage is charged to recharge threshold ( $V_{(OREG)} - V_{(RCH)}$ ) and the 32ms timer is not yet expired, the bq24150 determines battery is not present; then stops charging and immediately goes to the high impedance mode. However, if the 32ms timer is expired when the recharge threshold is reached, the charging process continues as a normal battery charging process. This unique feature makes bq24150 compatible with USB charging specifications.

### Battery Short Protection

During the normal charging process, if the battery voltage is lower than the short-circuit threshold,  $V_{(SHORT)}$ , the charger operates in linear charge mode with a lower charge rate of  $I_{(SHORT)}$ , as shown in Figure 22.

### Charge Status Output, STAT Pin

The STAT pin is used to indicate operation conditions for bq24150/1. STAT is pulled low during charging and EN\_STAT bit in control register (00H) is set to "1". Under other conditions, the STAT pin acts as a high impedance (open-drain) output. Under fault conditions, a 128- $\mu$ s pulse is sent out to notify the host. The status of STAT pin at different operation conditions is summarized in Table 1. The STAT pin can be used to drive an LED or communicate to the host processor.

**Table 1. STAT Pin Summary**

Charge State	STAT
Charge in progress and EN_STAT=1	Low
Other normal conditions	Open-drain
Charge mode faults: Timer fault, sleep mode, VBUS or battery overvoltage, poor input source, VBUS UVLO, no battery, thermal shutdown	128- $\mu$ s pulse, then open-drain
Boost mode faults: Timer fault, over load, VBUS or battery overvoltage, low battery voltage, thermal shutdown	128- $\mu$ s pulse, then open-drain

### Control Bits in Charge Mode

#### $\overline{CE}$ Bit (Charge Mode)

The bit of  $\overline{CE}$  in control register is used to disable or enable the charge process. A low logic level (0) on this bit enables the charge and a high logic level (1) disables the charge.

#### RESET Bit

The bit of RESET in control register is used to reset all the charge parameters. Writing '1' to RESET bit resets all the charge parameters to default values and RESET bit is automatically cleared to zero once the charge parameters are reset. It is designed for charge parameter reset before charge starts, and it is not recommended to set the RESET bit when charging or boosting in progress.

#### OPA\_Mode Bit

OPA\_MODE is the operation mode control bit. When OPA\_MODE = 0, the bq24150/1 charges the related operation modes if HZ\_MODE is set to "0", refer to Table 2 for detail.

**Table 2. Operation Mode Summary**

OPA_MODE	HZ_MODE	OPERATION MODE
0	0	Charge (no fault) Charge configure (fault, $V_{bus} > V_{UVLO}$ ) High impedance ( $V_{bus} < V_{UVLO}$ )
1	0	Boost (no faults) Any fault go to charge configure mode
X	1	High impedance

**Boost Mode Operation**

In 32 second mode, when the OTG pin is in active status or the bit of operation mode (OPA\_MODE) at control register is set to 1, the bq24150/1 operates in boost mode and delivers the power to VBUS from the battery. At normal boost mode, bq24150/1 converts the battery voltage (2.5 V to 4.5 V) to VBUS-B (about 5.05 V) and delivers a current as much as  $I_{(BO)}$  (approximately 200 mA) to support other USB OTG devices connected to the USB connector.

**PWM Controller in Boost Mode**

Similar to charge mode operation, in boost mode, the bq24150/1 provides an integrated, fixed 3 MHz frequency voltage-mode controller to regulate output voltage at PMID pin (VPMID), as shown in Figure 22. The voltage control loop is internally compensated using a Type-III compensation scheme that provides enough phase margin for stable operation with a wide load range and battery voltage range

In boost mode, the input N-MOSFET (Q1) prevents battery discharge when VBUS pin is overloaded. Cycle-by-cycle current limit is sensed through the internal sense MOSFET for Q3. The threshold for Q3 is set to a nominal 1-A peak current. Synchronous operation is used in PWM mode to minimize power losses.

**Boost Start Up**

To prevent the inductor saturation and limit the inrush current, a soft-start control is applied during the boost start up.

**PFM Mode at Light Load**

In boost mode, the bq2450/1 operates in pulse skipping mode (PFM mode) to reduce the power loss and improve the converter efficiency at light load condition. During boosting, the PWM converter is turned off once the inductor current is less than 75 mA; and the PWM is turned back on only when the voltage at PMID pin drops to about 99.5% of the rated output voltage. A unique pre-set circuit is used to make the smooth transition between PWM and PFM mode.

**Safety Timer in Boost Mode**

At the beginning of boost operation, the bq24150/1 starts a 32-second timer that can be reset by host through I<sup>2</sup>C interface. Writing "1" to reset bit of TMR\_RST in the control register resets the 32-second timer and TMR\_RST is automatically set to "0" after the 32-second timer is reset. To keep in boost mode, the host must reset the 32-second timer repeatedly. Once the 32-second timer expires, the bq24150/1 turns off the boost converter, enunciate the fault pulse in STAT pin and set fault status bits in status register. Fault condition is cleared by POR or host control.

**Protection in Boost Mode****Output Overvoltage Protection**

The bq24150/1 provides a built-in overvoltage protection to protect the device and other components against damage if the VBUS voltage goes too high. When an overvoltage condition is detected, the bq24150/1 turns off the PWM converter, reset OPA\_MODE bit to 0, sets fault status bits, and sends out fault pulse in STAT pin. Once VBUS drops to the normal level, the boost starts after host sets OPA\_MODE to "1", or the OTG pin remains in active status.



## Output Overload Protection

The bq24150/1 provides a built-in overload protection to prevent the device and battery from damage when VBUS is over loaded. Once over load condition is detected, Q1 operates in linear mode to limit the output current while VPMID keeps in voltage regulation. If the overload condition lasts for more than 30 ms, the overload fault is detected. When an overload condition is detected, the bq24150/1 turns off the PWM converter, reset OPA\_MODE bit to 0, sets fault status bits, and sends out fault pulse in STAT pin. The boost will not start until the host clears the fault register.

## Battery Voltage Protection

During boosting, when battery voltage is above the battery overvoltage threshold,  $V_{(BATMX)}$ , or below the minimum battery voltage threshold,  $V_{(BAT)min}$ , the bq24150/1 turns off the PWM converter, reset OPA\_MODE bit to 0, sets fault status bits, and sends out fault pulse in STAT pin. Once battery voltage goes back to the normal level, the boost starts after host sets OPA\_MODE to "1", or the OTG pin remains in active status.

## STAT Pin Boost Mode

During normal boosting process, the STAT pin behaves as a high impedance (open-drain) output. Under fault conditions, a 128-μs pulse is sent out to notify the host.

## High Impedance Mode

When control bit of HZ-MODE is set to "1" and the OTG pin is not in active status, the bq24150/1 operates in high impedance mode, with the impedance in VBUS pin higher than 165 kΩ. In high impedance mode, a crude 32-second timer is enabled when the battery voltage is below  $V_{(LOWV)}$  to monitor the host control is available or not. If the crude 32 second timer expires, the bq24150/1 operates in 32 minute mode and the crude 32 second timer is disabled. In 32 minute mode, when VBUS is below UVLO, the bq24150/1 operates in high impedance mode regardless of the setting of the HZ\_MODE bit.

## Output Inductor and Capacitance Selection Guidelines

The bq24150/1 provides internal loop compensation. With this scheme, the best stability occurs when the LC resonant frequency,  $f_o$ , is approximately 40 kHz (20 kHz to 80 kHz). Equation 1 is used to calculate the value of the output inductor,  $L_{OUT}$ , and output capacitor,  $C_{OUT}$ .

$$f_o = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

To reduce the output voltage ripple, a ceramic capacitor with the capacitance between 4.7 μF and 47 μF is recommended for  $C_{OUT}$ , see the application section for components selection.

## Pre-Regulator Application

Figure 2 shows a typical pre-regulator application that the bq24150/1 operates as a DC/DC converter, with the termination disabled. The robust internal compensation design ensures the stable operation when the host-controlled switch is turned off. With the input overvoltage protection, output current regulation and high efficiency power conversion, the bq24150/1 is an ideal choice for pre-regulator used in pulse charging applications.

## State Machine Table and State Diagram

Based on the previously-described operation modes, the definitions of all operation states are shown in Table 3 and Table 4, whereas the relationship among different states is shown in Figure 26.


**Table 3. State Machine Table 1 of bq24150/1**

MODE	POWER DOWN	CHARGE CONFIGURE	SHORT CIRCUIT	PWM CHARGE
IN Condition	$V_{BUS} < V_{UVLO}$ $V_{(AUXPWR)} < V_{(SHORT)}$	OPA_MODE = 0 HZ_MODE = 0 OTG Inactive $V_{BUS} > V_{UVLO}$ $V_{BUS} < V_{BUS(MIN)}$ or $\overline{CE} = \text{HIGH}$ or Faults During Charge	OPA_MODE = 0 HZ_MODE = 0 OTG Inactive $V_{BUS} > V_{BUS(MIN)}$ $V_{(AUXPWR)} < V_{(SHORT)}$ CE = Low No Faults	OPA_MODE = 0 HZ_MODE = 0 OTG Inactive $V_{BUS} > V_{BUS(MIN)}$ $V_{(AUXPWR)} > V_{(SHORT)}$ CE = Low No Faults
OUT Condition	$V_{BUS} > V_{UVLO}$ or $V_{(AUXPWR)} > V_{(SHORT)}$	OPA_MODE = 1 or HZ_MODE = 1 or $V_{BUS} < V_{UVLO}$ or OTG Active	OPA_MODE = 1 or HZ_MODE = 1 or $V_{BUS} < V_{BUS(MIN)}$ or $V_{(AUXPWR)} > V_{(SHORT)}$ or CE = HIGH or Faults or OTG Active	OPA_MODE = 1 or HZ_MODE = 1 or $V_{BUS} < V_{BUS(MIN)}$ or $V_{(AUXPWR)} < V_{(SHORT)}$ or CE = HIGH or Faults or OTG Active
I <sup>2</sup> C	Off	On	On	On
Buck	Off	Off	Off	On
I <sub>(SHORT)</sub>	Off	Off	On	Off
Boost	Off	Off	Off	Off
Q1	Off	On/Off	On	On
Note	POR when out			

**Table 4. State Machine Table 2 of bq24150/1**

MODE	HIGH IMPEDANCE	BOOST CONFIGURE	BOOST
IN Condition	HZ_MODE = 1 or $V_{BUS} < V_{UVLO} \ \& \ V_{(AUXPWR)} > V_{(SHORT)}$	HZ_MODE = 0 (OPA_MODE = 1 or OTG active) $V_{(AUXPWR)} > V_{(BATMIN)}$ Ready To Start Up	HZ_MODE = 0 (OPA_MODE = 1 or OTG active) $V_{(AUXPWR)} > V_{(BATMIN)}$ Start Up Finished No Faults
OUT Condition	HZ_MODE = 0 or OTG Active	HZ_MODE = 1 or OPA_MODE = 0 or $V_{(AUXPWR)} > V_{(BATMIN)}$ or Boost Start Up Finished	(OPA_MODE = 0 & OTG Inactive) or (HZ_MODE = 1 & OTG Inactive) or $V_{(AUXPWR)} < V_{(BATMIN)}$ or Faults
	On	On	On
	Off	Off	Off
	Off	Off	Off
	Off	Off	On
	Off	On/Off <sup>(1)</sup>	On

(1) Q1 is OFF when VBUS is shorted to ground.



**Figure 26. State Diagram for bq24150/1**

## SERIAL INTERFACE DESCRIPTION


I<sup>2</sup>C™ is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The bq24150/1 device works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C-Bus™ Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 2.2 V (typical).


The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as the HS-mode. The bq24150/1 device only supports 7-bit addressing. The device 7-bit address is defined as '1101011' (6BH).

### F/S Mode Protocol



The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 27. All I<sup>2</sup>C-compatible devices should recognize a start condition.

**Figure 27. START and STOP Condition**

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see [Figure 28](#)). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see [Figure 28](#)) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.

**Figure 28. Bit Transfer on the Serial Interface**

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see [Figure 30](#)). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs sending a STOP condition to prevent the slave I<sup>2</sup>C logic from remaining in a bad state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.


**Figure 29. Acknowledge on the I<sup>2</sup>C Bus™**

**Figure 30. Bus Protocol**

### H/S Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.

The master generates a start condition followed by a valid serial byte containing HS master code '00001XXX'. This transmission is made in F/S mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation



The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS mode and switches all the internal settings of the slave devices to support the F/S mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS mode. If a transaction is terminated prematurely, the master needs sending a STOP condition to prevent the slave I<sup>2</sup>C logic from remaining in a bad state.

Attempting to read data from register addresses not listed in this section results in FFh being read out.

### bq24150/1 I<sup>2</sup>C Update Sequence

The bq24150/1 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, bq24150/1 device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the bq24150/1. The bq24150/1 performs an update on the falling edge of the acknowledge signal that follows the LSB byte.

For the first update, bq24150/1 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, a data byte. For all consecutive updates, bq24150/1 needs a register address byte, and a data byte. Once a stop condition is received, the bq24150/1 releases the I<sup>2</sup>C bus, and awaits a new start conditions.



**Figure 31. Data Transfer Format in F/S Mode and H/S Mode**

### Slave Address Byte

MSB				LSB			
X	1	1	0	1	0	1	1

The slave address byte is the first byte received following the START condition from the master device. The address bits are factory preset to '1101011'.

### Register Address Byte

MSB					LSB		
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the slave address, the bus master will send a byte to the bq24150/1, which contains the address of the register to be accessed. The bq24150/1 contains five 8-bit registers accessible via a bidirectional I<sup>2</sup>C-bus interface. Among them, four internal registers have read and write access; and one has only read access.




## I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	SCL clock frequency	Standard mode			100	kHz
		Fast mode			400	
		High-speed mode (write operation) CB - 100 pF max			3.4	MHz
		High-speed mode (read operation) CB - 100 pF max			2	
		High-speed mode (write operation) CB - 400 pF max			1.7	
		High-speed mode (read operation) CB - 400 pF max			2	
$t_{BUF}$	Bus free time between a STOP and START condition	Standard mode	4.7			$\mu$ s
		Fast mode	1.3			
$t_{HD}; t_{STA}$	Hold time (repeated) START condition	Standard mode	4			$\mu$ s
		Fast mode	600			ns
		High-speed mode	160			
$t_{LOW}$	LOW period of the SCL clock	Standard mode	4.7			$\mu$ s
		Fast mode	1.3			
		High-speed mode, $C_B - 100$ pF max	160			ns
		High-speed mode, $C_B - 400$ pF max	320			
$t_{HIGH}$	HIGH period of the SCL clock	Standard mode	4			$\mu$ s
		Fast mode	600			ns
		High-speed mode, $C_B - 100$ pF max	60			
		High-speed mode, $C_B - 400$ pF max	120			
$t_{SU}; t_{STA}$	Setup time for a repeated START condition	Standard mode	4.7			$\mu$ s
		Fast mode	600			ns
		High-speed mode	160			
$t_{SU}; t_{DAT}$	Data setup time	Standard mode	250			ns
		Fast mode	100			
		High-speed mode	10			
$t_{HD}; t_{DAT}$	Data hold time	Standard mode			3.45	$\mu$ s
		Fast mode			0.9	
		High-speed mode, $C_B - 100$ pF max			70	ns
		High-speed mode, $C_B - 400$ pF max			150	
$t_{RCL}$	Rise time of SCL signal	Standard mode	$20+0.1C_B$		1000	ns
		Fast mode	$20+0.1C_B$		300	
		High-speed mode, $C_B - 100$ pF max	10		40	
		High-speed mode, $C_B - 400$ pF max	20		80	
$t_{RCL1}$	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	Standard mode	$20+0.1C_B$		1000	ns
		Fast mode	$20+0.1C_B$		300	
		High-speed mode, $C_B - 100$ pF max	10		80	
		High-speed mode, $C_B - 400$ pF max	20		160	
$t_{FCL}$	Fall time of SCL signal	Standard mode	$20+0.1C_B$		300	ns
		Fast mode	$20+0.1C_B$		300	
		High-speed mode, $C_B - 100$ pF max	10		40	
		High-speed mode, $C_B - 400$ pF max	20		80	

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{RDA}$	Rise time of SDA signal	Standard mode	$20+0.1C_B$		1000	ns
		Fast mode	$20+0.1C_B$		300	
		High-speed mode, $C_B = 100$ pF max	10		80	
		High-speed mode, $C_B = 400$ pF max	20		160	
$t_{FDA}$	Fall time of SDA signal	Standard mode	$20+0.1C_B$		300	ns
		Fast mode	$20+0.1C_B$		300	
		High-speed mode, $C_B = 100$ pF max	10		80	
		High-speed mode, $C_B = 400$ pF max	20		160	
$t_{SU}; t_{STO}$	Setup time for STOP condition	Standard mode	4			$\mu$ s
		Fast mode	600			ns
		High-speed mode	160			
$C_B$	Capacitive load for SDA and SCL				400	pF

## I<sup>2</sup>C Timing Diagrams



**Figure 32. Serial Interface Timing for F/S Mode**



**Figure 33. Serial Interface Timing for H/S Mode**

## REGISTER DESCRIPTION

**Table 5. Status/Control Register (READ/WRITE)**  
**Memory Location: 00, Reset State: x1xx 0xxx**

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	TMR_RST/OTG	Read/Write	Write: TMR_RST function, write "1" to reset the safety timer (auto clear) Read: OTG pin status, 0-OTG pin at Low level, 1-OTG pin at High level
B6	EN_STAT	Read/Write	0-Disable STAT pin function, 1-Enable STAT pin function (default 1)
B5	STAT2	Read Only	00-Ready, 01-Charge in progress, 10-Charge done, 11-Fault
B4	STAT1	Read Only	
B3	BOOST	Read Only	1-Boost mode, 0-Not in boost mode
B2	FAULT_3	Read Only	Charge mode: 000-Normal, 001-VBUS OVP, 010-Sleep mode, 011-Poor input source or VBUS < UVLO, 100-Battery OVP, 101-Thermal shutdown, 110-Timer fault, 111-No battery
B1	FAULT_2	Read Only	
B0 (LSB)	FAULT_1	Read Only	Boost mode: 000-Normal, 001-VBUS OVP, 010-Over load, 011-Battery voltage is too low, 100-Battery OVP, 101-Thermal shutdown, 110-Timer fault, 111-NA

**Table 6. Control Register (READ/WRITE)**  
**Memory Location: 01, Reset State: 0011 0000 (30H)**

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	lin_Limit_2	Read/Write	00-USB host with 100-mA current limit, 01-USB host with 500-mA current limit, 10-USB host/charger with 800-mA current limit, 11-No input current limit (default 00)
B6	lin_Limit_1	Read/Write	
B5	V <sub>(LOWV_2)</sub> <sup>(1)</sup>	Read/Write	200mV weak battery voltage threshold (default 1)
B4	V <sub>LOWV_1</sub> <sup>(1)</sup>	Read/Write	100mV weak battery voltage threshold (default 1)
B3	TE	Read/Write	1-Enable charge current termination, 0-Disable charge current termination (default 0)
B2	$\overline{\text{CE}}$	Read/Write	1-Charger is disabled, 0-Charger enabled (default 0)
B1	HZ_MODE	Read/Write	1-High impedance mode, 0-Not high impedance mode (default 0)
B0 (LSB)	OPA_MODE	Read/Write	1-Boost mode, 0-Charger mode (default 0)

(1) The range of the weak battery voltage threshold (V<sub>(LOWV)</sub>) is 3.4 V to 3.7 V with an offset of 3.4 V and step of 100 mV (default of 3.7 V).

**Table 7. Control/Battery Voltage Register (READ/WRITE)**  
**Memory Location: 02, Reset State: 0000 1010 (0AH)**

BIT	NAME	Read/Write	Function
B7 (MSB)	V <sub>O(REG5)</sub>	Read/Write	Battery Regulation Voltage: 640 mV (default 0)
B6	V <sub>O(REG4)</sub>	Read/Write	Battery Regulation Voltage: 320 mV (default 0)
B5	V <sub>O(REG3)</sub>	Read/Write	Battery Regulation Voltage: 160 mV (default 0)
B4	V <sub>O(REG2)</sub>	Read/Write	Battery Regulation Voltage: 80 mV (default 0)
B3	V <sub>O(REG1)</sub>	Read/Write	Battery Regulation Voltage: 40 mV (default 1)
B2	V <sub>O(REG0)</sub>	Read/Write	Battery Regulation Voltage: 20 mV (default 0)
B1	OTG_PL	Read/Write	1-Active at High level, 0-Active at Low level (default 1)
B0 (LSB)	OTG_EN	Read/Write	1-Enable OTG Pin, 0-Disable OTG pin (default 0)

Charge voltage range is 3.5 V to 4.44 V with the offset of 3.5 V and step of 20 mV (default 3.54 V).

**Table 8. Vender/Part/Revision Register (Read only)**  
**Memory Location: 03, Reset State: 0100 x001**

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	Vender2	Read Only	Vender Code: bit 2 (default 0)
B6	Vender1	Read Only	Vender Code: bit 1 (default 1)
B5	Vender0	Read Only	Vender Code: bit 0 (default 0)
B4	PN1	Read Only	Part Number Code: bit 1 (default 0)

**Table 8. Vender/Part/Revision Register (Read only)**  
**Memory Location: 03, Reset State: 0100 x001 (continued)**

BIT	NAME	READ/WRITE	FUNCTION
B3	PN0	Read Only	Part Number Code: bit 0 (default 0 for bq24151, default 1 for bq24150)
B2	Revision2	Read Only	000: Revision 1.0; 001: Revision 1.1; 010: Revision 1.2; 011: Revision 1.3 ; 100-111: Future Revisions
B1	Revision1	Read Only	
B0 (LSB)	Revision0	Read Only	

**Table 9. Battery Termination/Fast Charge Current Register (Read/Write)**  
**Memory Location: 04, Reset State: 1000 1001 (89H)**

BIT	NAME	Read/Write	Function
B7 (MSB)	Reset	Read/Write	Write: 1-Charger in reset mode, 0-No effect Read: always get "1"
B6	V <sub>I(CHRG2)</sub>	Read/Write	Charge current sense voltage: 27.2 mV (default 0)
B5	V <sub>I(CHRG1)</sub>	Read/Write	Charge current sense voltage: 13.6 mV (default 0)
B4	V <sub>I(CHRG0)</sub>	Read/Write	Charge current sense voltage: 6.8 mV (default 0)
B3	NA	Read/Write	NA
B2	V <sub>I(TERM2)</sub>	Read/Write	Termination current sense voltage: 13.6 mV (default 0)
B1	V <sub>I(TERM1)</sub>	Read/Write	Termination current sense voltage: 6.8 mV (default 0)
B0 (LSB)	V <sub>I(TERM0)</sub>	Read/Write	Termination current sense voltage: 3.4 mV (default 1)

Default charge current is 550 mA and default termination current is 100 mA, if a 68-mΩ sensing resistor is used.

Both the termination current range and charge current range are depending on the sensing resistor R<sub>(SNS)</sub>. The termination current step (I<sub>O(TERM\_STEP)</sub>) is calculated using [Equation 2](#):

$$I_{O(TERM\_STEP)} = \frac{V_{I(TERM0)}}{R_{(SNS)}} \quad (2)$$

[Table 10](#) shows the termination current settings with two sensing resistors.

**Table 10. Termination Current Settings for 68-mΩ and 100-mΩ Sense Resistors**

BIT	V <sub>I(TERM)</sub> (mV)	I <sub>(TERM)</sub> (mA) R <sub>(SNS)</sub> = 68mΩ	I <sub>(TERM)</sub> (mA) R <sub>(SNS)</sub> = 100mΩ
V <sub>I(TERM2)</sub>	13.6	200	136
V <sub>I(TERM1)</sub>	6.8	100	68
V <sub>I(TERM0)</sub>	3.4	50	34
Offset	3.4	50	34

The charge current step (I<sub>O(CHARGE\_STEP)</sub>) is calculated using [Equation 3](#):

$$I_{O(CHARGE\_STEP)} = \frac{V_{I(CHRG0)}}{R_{(SNS)}} \quad (3)$$

[Table 11](#) shows the charge current settings with two sensing resistors.


**Table 11. Charge Current Settings for 68-mΩ and 100-mΩ Sense Resistors**

BIT	V <sub>I(REG)</sub> (mV)	I <sub>O(CHARGE)</sub> (mA) R <sub>(SNS)</sub> = 68mΩ	I <sub>O(CHARGE)</sub> (mA) R <sub>(SNS)</sub> = 100mΩ
V <sub>I(CHRG2)</sub>	27.2	400	272
V <sub>I(CHRG1)</sub>	13.6	200	136
V <sub>I(CHRG0)</sub>	6.8	100	68
Offset	37.4	550	374

## POWER PATH TOPOLOGIES

### System Load After Sensing Resistor

One of the simple high-efficiency topologies connects the system load directly across the battery pack, as shown in Figure 34. The input voltage has been converted to a usable system voltage with good efficiency from the input. When the input power is on, it supplies the system load and charges the battery pack at the same time. When the input power is off, the battery pack powers the system directly.



**Figure 34. System Load After Sensing Resistor**

The advantages:

- When the AC adapter is disconnected, the battery pack powers the system load with minimum power dissipations. Consequently, the time that the system runs on the battery pack can be maximized.
- It saves the external path selection components and offers a low-cost solution.
- Dynamic power management (DPM) can be achieved. The total of the charge current and the system current can be limited to a desired value by adjusting charge current. When the system current increases, the charge current drops by the same amount. As a result, no potential over-current or over-heating issues are caused by excessive system load demand.
- The total of the input current can be limited to a desired value by setting input current limit value. So USB specifications can be met easily.
- The supply voltage variation range for the system can be minimized.
- The input current soft-start can be achieved by the generic soft-start feature of the IC.

Design considerations and potential issues:


- If the system always demands a high current (but lower than the regulation current), the charging never terminates. Thus, the battery is always charged, and the lifetime may be reduced.
- Because the total current regulation threshold is fixed and the system always demands some current, the battery may not be charged with a full-charge rate and thus may lead to a longer charge time.
- If the system load current is large after the charger has been terminated, the voltage drop across the battery impedance may cause the battery voltage to drop below the refresh threshold and start a new charge. The charger would then terminate due to low charge current. Therefore, the charger would cycle between charging and terminating. If the load is smaller, the battery has to discharge down to the refresh threshold, resulting in a much slower cycling.
- In a charger system, the charge current is typically limited to about 10mA, if the sensed battery voltage is below 2V short circuit protection threshold. This results in low power availability at the system bus. If an external supply is connected and the battery is deeply discharged, below the short circuit protection threshold, the charge current is clamped to the short circuit current limit. This then is the current available to the system during the power-up phase. Most systems cannot function with such limited supply current, and the battery supplements the additional power required by the system. Note that the battery pack is already at the depleted condition, and it discharges further until the battery protector opens, resulting in a system shutdown.
- If the battery is below the short circuit threshold and the system requires a bias current budget lower than the short circuit current limit, the end-equipment will be operational, but the charging process can be affected depending on the current left to charge the battery pack. Under extreme conditions, the system current is

close to the short circuit current levels and the battery may not reach the fast-charge region in a timely manner. As a result, the safety timers flag the battery pack as defective, terminating the charging process. Because the safety timer cannot be disabled, the inserted battery pack must not be depleted to make the application possible.

- For instance, if the battery pack voltage is too low, highly depleted, or totally dead or even shorted, the system voltage is clamped by the battery and it cannot operate even if the input power is on.

### System Load Before Sensing Resistor

The second circuit is very similar to first one; the difference is that the system load is connected before the sense resistor, as shown in [Figure 35](#).



**Figure 35. System Load Before Sensing Resistor**

The advantages of system load before sensing resistor to system load after sensing resistor:

- The charger controller is based only on the current goes through the current-sense resistor. So, the constant current fast charge and termination functions work well, and are not affected by the system load. This is the major advantage of it.
- A depleted battery pack can be connected to the charger without the risk of the safety timer expiration caused by high system load.
- The charger can disable termination and keep the converter running to keep battery fully charged, or let the switcher terminate when the battery is full and then run off of the battery via the sense resistor.

Design considerations and potential issues:

- The total current is limited by the IC input current limit, or peak current protection, or the thermal regulation but not the charge current setting. The charge current does not drop when the system current load increases until the input current limit is reached. This solution is not applicable if the system requires a high current.
- Efficiency declines when discharging through the sense resistor to the system.

### DESIGN EXAMPLE FOR TYPICAL APPLICATION CIRCUITS

Systems Design Specifications:

- $V_{BUS} = 5\text{ V}$
  - $V_{(BAT)} = 4.2\text{ V}$  (1-Cell)
  - $I_{(charge)} = 1.25\text{ A}$
  - Inductor ripple current = 30% of fast charge current
- Determine the inductor value ( $L_{OUT}$ ) for the specified charge current ripple:

$$L_{OUT} = \frac{V_{BAT} \times (V_{BUS} - V_{BAT})}{V_{BUS} \times f \times \Delta I_L}, \text{ the worst case is when battery voltage is as close as to half of the input voltage.}$$



$$L_{OUT} = \frac{2.5 \times (5 - 2.5)}{5 \times (3 \times 10^6) \times 1.25 \times 0.3} \quad (4)$$

$$L_{OUT} = 1.11 \mu\text{H}$$

Select the output inductor to standard 1  $\mu\text{H}$ . Calculate the total ripple current with using the 1- $\mu\text{H}$  inductor:

$$\Delta I_L = \frac{V_{BAT} \times (V_{BUS} - V_{BAT})}{V_{BUS} \times f \times L_{OUT}} \quad (5)$$

$$\Delta I_L = \frac{2.5 \times (5 - 2.5)}{5 \times (3 \times 10^6) \times (1 \times 10^{-6})} \quad (6)$$

$$\Delta I_L = 0.42 \text{ A}$$

Calculate the maximum output current:

$$I_{LPK} = I_{OUT} + \frac{\Delta I_L}{2} \quad (7)$$

$$I_{LPK} = 1.25 + \frac{0.42}{2} \quad (8)$$

$$I_{LPK} = 1.46 \text{ A}$$

Select 2.5mm by 2.0mm 1- $\mu\text{H}$  1.5-A surface mount multi-layer inductor. The suggested inductor part numbers are shown as following.

**Table 12. Inductor Part Numbers**

PART NUMBER	INDUCTANCE	SIZE	MANUFACTURER
LQM2HPN1R0MJ0	1 $\mu\text{H}$	2.5 x 2.0 mm	muRata
MIPS2520D1R0	1 $\mu\text{H}$	2.5 x 2.0 mm	FDK
MDT2520-CN1R0M	1 $\mu\text{H}$	2.5 x 2.0 mm	TOKO
CP1008	1 $\mu\text{H}$	2.5 x 2.0 mm	Inter-Technical

2. Determine the output capacitor value  $C_{OUT}$  using 40 kHz as the resonant frequency:

$$f_0 = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (9)$$

$$C_{OUT} = \frac{1}{4\pi^2 \times f_0^2 \times L_{OUT}} \quad (10)$$

$$C_{OUT} = \frac{1}{4\pi^2 \times (40 \times 10^3)^2 \times (1 \times 10^{-6})} \quad (11)$$

$$C_{OUT} = 15.8 \mu\text{F}$$

Select two 0603 X5R 6.3V 10- $\mu\text{F}$  ceramic capacitors in parallel i.e., muRata GRM188R60J106M.

3. Determine the sense resistor using the following equation:

$$R_{(SNS)} = \frac{V_{(RSNS)}}{I_{(CHARGE)}} \quad (12)$$

The maximum sense voltage across sense resistor is 85 mV. In order to get a better current regulation accuracy,  $V_{(RSNS)}$  should equal 85mV, and calculate the value for the sense resistor.

$$R_{(SNS)} = \frac{85\text{mV}}{1.25\text{A}} \quad (13)$$

$$R_{(SNS)} = 68 \text{ m}\Omega$$

This is a standard value. If it is not a standard value, then choose the next close value and calculate the real charge current. Calculate the power dissipation on the sense resistor:

$$P_{(RSNS)} = I_{(CHARGE)}^2 \times R_{(SNS)}$$

$$P_{(RSNS)} = 125^2 \times 0.068$$

$$P_{(RSNS)} = 0.106 \text{ W}$$

Select 0402 0.125-W 68-mΩ 2% sense resistor, i.e. Panasonic ERJ2BWGR068.

4. Measured efficiency and total power loss for different inductors are shown in [Figure 36](#).




Figure 36. Measured Efficiency and Power Loss

## PCB LAYOUT CONSIDERATION

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed as close as possible to the bq24150/1. The output inductor should be placed close to the IC and the output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the PGND pin. To prevent high frequency oscillation problems, proper layout to minimize high frequency current path loop is critical (see [Figure 37](#)). The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense leads connected across the RSNS back to the IC, close to each other (minimize loop area) or on top of each other on adjacent layers (do not route the sense leads through a high-current path, see [Figure 38](#)).
- Place all decoupling capacitor close to their respective IC pin and as close as to PGND (do not place components such that routing interrupts power stage currents). All small control signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, two vias for the IC PGND, one via per capacitor for small-signal components). A star ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is no ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into VBUS, PMID and from the SW pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET.
- Place 4.7μF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current loop area as small as possible. Place 1μF input capacitor as close to VBUS pin and PGND pin as possible to make high frequency current loop area as small as possible (see [Figure 39](#)).




Figure 37. High Frequency Current Path




Figure 38. Sensing Resistor PCB Layout





Figure 39. Input Capacitor Position and PCB Layout Example

## PACKAGE SUMMARY



## CHIP SCALE PACKAGING DIMENSIONS

The bq24150/1 devices are available in a 20-bump chip scale package (YFF, NanoFree™). The package dimensions are:

- D =  $1.976 \pm 0.05$  mm
- E =  $1.946 \pm 0.05$  mm

## REVISION HISTORY

Changes from Original (June 2008) to Revision A	Page
• Changed package dimension E .....	3
• Deleted ESD rating from absolute maximum ratings .....	3
• Added note to absolute maximum ratings .....	3
• Changed voltage regulation accuracy from $\pm 1\%$ typ to -1% min and 1% max .....	4
• Added voltage regulation accuracy, $5\text{ mV} \leq V_{(\text{IREG\_TERM})} < 20\text{ mV}$ , -10% min and 10% max .....	4
• Changed internal bottom N-channel MOSFET on-resistance from 150 m $\Omega$ to 110 m $\Omega$ typ .....	5
• Changed boost output voltage accuracy from $\pm 3\%$ typ to -3% min and 3% max .....	6
• Changed nominal peak current from 1.9 A to 2.3 A .....	16
• Changed bq14150 to bq24150 in Input Current Limiting .....	18
• Changed PWM Controller in Boost Mode description .....	20
• Changed B1 to B0 in <a href="#">Table 5</a> .....	29
• Changed B1 to B0 in <a href="#">Table 6</a> .....	29
• Changed B1 to B0 in <a href="#">Table 7</a> .....	29
• Added 011: Revision 1.3 to <a href="#">Table 8</a> .....	30
• Added POWER PATH TOPOLOGIES section .....	31
• Added information to PCB LAYOUT CONSIDERATION section .....	34
• Changed package dimension E .....	36

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ24151YFFR	NRND	Production	DSBGA (YFF)   20	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24151
BQ24151YFFR.B	NRND	Production	DSBGA (YFF)   20	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24151

- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YFF (R-XBGA-N20)

DIE-SIZE BALL GRID ARRAY



D: Max = 2.006 mm, Min = 1.946 mm

E: Max = 1.954 mm, Min = 1.894 mm

4207625-9/AO 12/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025