

具有可编程双极输入范围的 ADS866x 12 位、高速、单电源、SAR ADC 数据采集系统

1 特性

- 具有集成模拟前端的 12 位 ADC
- 高速：
 - ADS8661 : 1.25MSPS
 - ADS8665 : 500kSPS
- 可通过软件编程的输入范围：
 - 双极范围： $\pm 12.288\text{V}$ 、 $\pm 10.24\text{V}$ 、 $\pm 6.144\text{V}$ 、 $\pm 5.12\text{V}$ 和 $\pm 2.56\text{V}$
 - 单极范围： $0\text{V} - 12.288\text{V}$ 、 $0\text{V} - 10.24\text{V}$ 、 $0\text{V} - 6.144\text{V}$ 以及 $0\text{V} - 5.12\text{V}$
- 5V 模拟电源：1.65V 至 5V I/O 电源
- 恒定的阻性输入阻抗 $\geq 1\text{M}\Omega$
- 输入过压保护：高达 $\pm 20\text{V}$
- 4.096V 片上低漂移基准电压
- 出色的性能：
 - DNL : $\pm 0.1\text{LSB}$; INL : $\pm 0.15\text{LSB}$
 - SNR : 74dB ; THD : -102dB
- 警报 \rightarrow 高, 低阈值
- TMmultiSPI 增强型 SPI 兼容接口, 支持菊花链连接
- 工业级工作温度范围：
 - -40°C 至 $+125^{\circ}\text{C}$

2 应用

- 模拟输入模块
- 混合模块 (AI、AO、DI、DO)
- 数据采集 (DAQ)
- 轨道旁信令和

3 说明

ADS8661 和 ADS8665 属于基于逐次逼近型 (SAR) 模数转换器 (ADC) 的集成数据采集系统系列。此类器件采用高速高精度 SAR ADC、集成模拟前端 (AFE) 输入驱动器电路、高达 $\pm 20\text{V}$ 的过压保护电路以及一个温度漂移极低的 4.096V 片上基准电压。


此类器件由 5V 模拟电源供电, 但支持 $\pm 12.288\text{V}$ 、 $\pm 6.144\text{V}$ 、 $\pm 10.24\text{V}$ 、 $\pm 5.12\text{V}$ 和 $\pm 2.56\text{V}$ 实际双极输入范围, 以及 0V 至 12.288V 、 0V 至 10.24V 、 0V 至 6.144V 和 0V 至 5.12V 的单极输入范围。各输入范围的增益和偏移误差均可在特定数值范围内进行调节, 确保直流精度较高。通过针对器件内部寄存器进行编程可选择输入范围。此类器件提供高阻性输入阻抗 ($\geq 1\text{M}\Omega$), 不受所选输入范围的影响。

multiSPI 数字接口向后兼容传统 SPI 协议。此外, 可配置特性简化了与各种主机控制器的接口。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ADS866x	TSSOP (16)	5.00mm \times 4.40mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



方框图



Table of Contents

1 特性	1	7.1 Overview.....	20
2 应用	1	7.2 Functional Block Diagram.....	20
3 说明	1	7.3 Feature Description.....	21
4 Revision History	2	7.4 Device Functional Modes.....	33
5 Pin Configuration and Functions	3	7.5 Programming.....	38
6 Specifications	4	7.6 Register Maps.....	47
6.1 Absolute Maximum Ratings.....	4	8 Application and Implementation	56
6.2 ESD Ratings.....	4	8.1 Application Information.....	56
6.3 Recommended Operating Conditions.....	4	8.2 Typical Application.....	56
6.4 Thermal Information.....	4	9 Power Supply Recommendations	59
6.5 Electrical Characteristics.....	5	9.1 Power Supply Decoupling.....	59
6.6 Timing Requirements: Conversion Cycle.....	8	9.2 Power Saving.....	59
6.7 Timing Requirements: Asynchronous Reset.....	8	10 Layout	61
6.8 Timing Requirements: SPI-Compatible Serial Interface.....	8	10.1 Layout Guidelines.....	61
6.9 Timing Requirements: Source-Synchronous Serial Interface (External Clock).....	9	10.2 Layout Example.....	62
6.10 Timing Requirements: Source-Synchronous Serial Interface (Internal Clock).....	9	11 Device and Documentation Support	63
6.11 Timing Diagrams.....	10	11.1 Documentation Support.....	63
6.12 Typical Characteristics.....	13	11.2 接收文档更新通知.....	63
7 Detailed Description	20	11.3 支持资源.....	63
		11.4 Trademarks.....	63
		11.5 静电放电警告.....	63
		11.6 术语表.....	63

4 Revision History

Changes from Revision A (October 2018) to Revision B (March 2021)	Page
• 更新了整个文档的表、图和交叉参考的编号格式	1
• 更改了应用部分	1
• Changed AIN_P, AIN_GND to GND specification in <i>Absolute Maximum Ratings</i> table	4
• Updated specification of Input Overvoltage Protection Circuit, V_{OVP} parameter, to ± 15 V for test condition AVDD = floating.....	5
• Changed <i>Standard SPI Timing Protocol</i> figures.....	45
• Changed DEVICE_ADDR[3:0] type to R/W from R in <i>DEVICE_ID_REG Register</i>	47
• Changed the description of PAR_EN bit in <i>DATAOUT_CTL_REG Register</i>	51

5 Pin Configuration and Functions




图 5-1. PW Package, 16-Pin TSSOP, Top View (Not to Scale)

表 5-1. Pin Functions

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
	TSSOP		
AGND	3	P	Analog ground pin. Decouple with the AVDD pin.
AIN_GND	8	AI	Analog input: negative. Decouple with the AIN_P pin.
AIN_P	7	AI	Analog input: positive. Decouple with the AIN_GND pin.
ALARM/SDO-1/GPO	14	DO	Multi-function output pin. Active high alarm. Data output 1 for serial communication. General-purpose output pin.
AVDD	2	P	Analog supply pin. Decouple with the AGND pin.
CONVST/ \overline{CS}	11	DI	Dual-functionality pin. Active high logic: conversion start input pin; a CONVST rising edge brings the device from acquisition phase to conversion phase. Active low logic: chip-select input pin; the device takes control of the data bus when \overline{CS} is low; the SDO-x pins go to tri-state when \overline{CS} is high.
DGND	1	P	Digital ground pin. Decouple with the DVDD pin.
DVDD	16	P	Digital supply pin. Decouple with the DGND pin.
REFCAP	6	AO	ADC reference buffer decoupling capacitor pin. Decouple with the REFGND pin.
REFGND	5	P	Reference ground pin; short to the analog ground plane. Decouple with the REFIO and REFCAP pins.
REFIO	4	AIO	Internal reference output and external reference input pin. Decouple with REFGND.
RST	9	DI	Active low logic input to reset the device.
RVS	15	DO	Multi-function output pin for serial interface; see the RESET State section. With \overline{CS} held high, RVS reflects the status of the internal ADCST signal. With \overline{CS} low, the status of RVS depends on the output protocol selection.
SCLK	12	DI	Serial communication: clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal.
SDI	10	DI	Dual function: data input pin for serial communication. Chain data input during serial communication in daisy-chain mode.
SDO-0	13	DO	Serial communication: data output 0

(1) AI = analog input, AIO = analog input/output, DI = digital input, DO = digital output, and P = power supply.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
AIN_P, AIN_GND to GND	AVDD = 5 V ⁽²⁾	- 20	20	V
	AVDD = floating ⁽³⁾	- 15	15	
AVDD to GND or DVDD to GND		- 0.3	7	V
REFCAP to REFGND or REFIO to REFGND		- 0.3	5.7	V
GND to REFGND		- 0.3	0.3	V
Digital input pins to GND		- 0.3	DVDD + 0.3	V
Digital output pins to GND		- 0.3	DVDD + 0.3	V
Temperature	Operating, T _A	- 40	125	°C
	Storage, T _{stg}	- 65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) AVDD = 5 V.

(3) AVDD = floating.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Analog input pins (AIN_P, AIN_GND)	±4000	V
			All other pins	±2000	
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	4.75	5	5.25	V
DVDD	Digital supply voltage	1.65	3.3	AVDD	V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS8661, ADS8665	UNIT
		PW (TSSOP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	95.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	29.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	41.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	40.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Electrical Characteristics

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG INPUTS							
V _{IN}	Full-scale input span ⁽¹⁾ (A _{IN_P} to A _{IN_GND})	Input range = ±3 × V _{REF}		- 12.288		12.288	V
		Input range = ±2.5 × V _{REF}		- 10.24		10.24	
		Input range = ±1.5 × V _{REF}		- 6.144		6.144	
		Input range = ±1.25 × V _{REF}		- 5.12		5.12	
		Input range = ±0.625 × V _{REF}		- 2.56		2.56	
		Input range = 3 × V _{REF}		0		12.288	
		Input range = 2.5 × V _{REF}		0		10.24	
		Input range = 1.5 × V _{REF}		0		6.144	
		Input range = 1.25 × V _{REF}		0		5.12	
A _{IN_P}	Operating input range	Input range = ±3 × V _{REF}		- 12.288		12.288	V
		Input range = ±2.5 × V _{REF}		- 10.24		10.24	
		Input range = ±1.5 × V _{REF}		- 6.144		6.144	
		Input range = ±1.25 × V _{REF}		- 5.12		5.12	
		Input range = ±0.625 × V _{REF}		- 2.56		2.56	
		Input range = 3 × V _{REF}		0		12.288	
		Input range = 2.5 × V _{REF}		0		10.24	
		Input range = 1.5 × V _{REF}		0		6.144	
		Input range = 1.25 × V _{REF}		0		5.12	
A _{IN_GND}	Operating input range	All input ranges		- 0.1	0	0.1	V
R _{IN}	Input impedance	At T _A = 25°C	Input range = ±3 × V _{REF}	1.02	1.2	1.38	M Ω
			Input range = ±1.5 × V _{REF}	1.02	1.2	1.38	
			Input range = 3 × V _{REF}	1.02	1.2	1.38	
			Input range = 1.5 × V _{REF}	1.02	1.2	1.38	
			Input range = ±2.5 × V _{REF}	0.85	1	1.15	
			Input range = ±1.25 × V _{REF}	0.85	1	1.15	
			Input range = ±0.625 × V _{REF}	0.85	1	1.15	
			Input range = 2.5 × V _{REF}	0.85	1	1.15	
			Input range = 1.25 × V _{REF}	0.85	1	1.15	
	Input impedance drift			7		25	ppm/°C
I _{IN}	Input current	With voltage at the A _{IN_P} pin = V _{IN}	Input range = ±3 × V _{REF}	(V _{IN} - 2.5) / R _{IN}			μA
			Input range = ±2.5 × V _{REF}	(V _{IN} - 2.2) / R _{IN}			
			Input range = ±1.5 × V _{REF}	(V _{IN} - 2.0) / R _{IN}			
			Input range = ±1.25 × V _{REF}	(V _{IN} - 2.0) / R _{IN}			
			Input range = ±0.625 × V _{REF}	(V _{IN} - 1.6) / R _{IN}			
			Input range = 3 × V _{REF}	(V _{IN} - 2.6) / R _{IN}			
			Input range = 2.5 × V _{REF}	(V _{IN} - 2.5) / R _{IN}			
			Input range = 1.5 × V _{REF}	(V _{IN} - 2.7) / R _{IN}			
			Input range = 1.25 × V _{REF}	(V _{IN} - 2.5) / R _{IN}			
INPUT OVERVOLTAGE PROTECTION CIRCUIT							
V _{OVP}	All input ranges	AVDD = 5 V, all input ranges		- 20		20	V
		AVDD = floating, all input ranges		- 15		15	
INPUT BANDWIDTH							
f - 3 dB	Small-signal Input bandwidth	- 3 dB	All input ranges	15			kHz
f - 0.1 dB		- 0.1 dB	All input ranges	2.5			

6.5 Electrical Characteristics (continued)

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SYSTEM PERFORMANCE							
	Resolution			12			Bits
NMC	No missing codes			12			Bits
DNL	Differential nonlinearity ⁽⁴⁾	All input ranges		- 0.35	±0.1	0.35	LSB
INL	Integral nonlinearity ⁽⁴⁾	All input ranges		- 0.35	±0.15	0.35	LSB
E _O	Offset error ⁽²⁾	At T _A = 25°C	All bipolar ranges ⁽⁸⁾	- 1	±0.2	1	mV
			All unipolar ranges ⁽⁹⁾	- 2	±0.2	2	
	Offset error drift with temperature	All input ranges		- 3	±0.75	3	ppm/°C
E _G	Gain error ⁽⁵⁾	At T _A = 25°C, all input ranges		- 0.025	±0.01	0.025	%FSR
	Gain error drift with temperature ⁽⁶⁾	All input ranges		- 5	±1	5	ppm/°C
DYNAMIC CHARACTERISTICS							
SNR	Signal-to-noise ratio ⁽⁷⁾	All input ranges		73	73.5		dB
THD	Total harmonic distortion ^{(3) (7)}	All input ranges			- 102		dB
SINAD	Signal-to-noise + distortion ⁽⁷⁾	All input ranges		72.9	73.4		dB
SFDR	Spurious-free dynamic range ⁽⁷⁾	All input ranges			103		dB
SAMPLING DYNAMICS							
t _{CONV}	Conversion time	ADS8661				550	ns
		ADS8665				1000	
t _{ACQ}	Acquisition time	ADS8661		250			ns
		ADS8665		1000			
f _{cycle}	Maximum throughput rate without latency	ADS8661				1250	kSPS
		ADS8665				500	
INTERNAL REFERENCE OUTPUT							
V _{REFIO}	On the REFIO pin (configured as an output)	At T _A = 25°C		4.095	4.096	4.097	V
dV _{REFIO} /dT _A	Internal reference temperature drift				4		ppm/°C
C _{OUT_REFIO}	Decoupling capacitor on REFIO pin			4.7			μF
V _{REFCAP}	Reference voltage to the ADC (on the REFCAP pin)	At T _A = 25°C		4.095	4.096	4.097	V
	REFCAP temperature drift				0.5	2	ppm/°C
C _{OUT_REFCAP}	Decoupling capacitor on REFCAP pin			10			μ F
	Turn-on time	C _{OUT_REFCAP} = 10 μF, C _{OUT_REFIO} = 10 μF			20		ms
EXTERNAL REFERENCE INPUT							
V _{REFIO_EXT}	External reference voltage on REFIO	REFIO pin configured as an input		4.046	4.096	4.146	V
AVDD COMPARATOR							
V _{TH_HIGH}	High threshold voltage				5.3		V
V _{TH_LOW}	Low threshold voltage				4.7		V

6.5 Electrical Characteristics (continued)

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER-SUPPLY REQUIREMENTS							
AVDD	Analog power-supply voltage			4.75	5	5.25	V
DVDD	Digital power-supply voltage	Operating range		1.65	3.3	AVDD	
		Supply range for specified performance		2.7	3.3	AVDD	
I _{AVDD_DYN}	Analog supply current, device converting at maximum throughput	Internal reference	ADS8661	7		9	mA
			ADS8665	4.9		6.5	
		External reference	ADS8661	5.8		7.25	
			ADS8665	3.7		4.5	
I _{AVDD_STC}	Analog supply current, device not converting	Internal reference		2.9		4	mA
		External reference		1.7		2.25	
I _{AVDD_STDBY}	Analog supply current, device in STANDBY mode	Internal reference		2.8			mA
		External reference		1.6			
I _{AVDD_PD}	Analog supply current, device in PD mode	Internal reference		10			μ A
		External reference		10			
I _{DVDD_DYN}	Digital supply current, maximum throughput			0.2		0.25	mA
I _{DVDD_STDBY}	Digital supply current, device in STANDBY mode			1			μ A
I _{DVDD_PD}	Digital supply current, device in PD mode			1			μ A
DIGITAL INPUTS (CMOS)							
V _{IH}	Digital high input voltage logic level	DVDD > 2.35 V		0.7 × DVDD		DVDD + 0.3	V
		DVDD ≤ 2.35 V		0.8 × DVDD		DVDD + 0.3	
V _{IL}	Digital low input voltage logic level	DVDD > 2.35 V		– 0.3		0.3 × DVDD	V
		DVDD ≤ 2.35 V		– 0.3		0.2 × DVDD	
	Input leakage current			100			nA
	Input pin capacitance			5			pF
DIGITAL OUTPUTS (CMOS)							
V _{OH}	Digital high output voltage logic level	I _O = 500- μ A source		0.8 × DVDD		DVDD	V
V _{OL}	Digital low output voltage logic level	I _O = 500- μ A sink		0		0.2 × DVDD	V
	Floating state leakage current	Only for digital output pins		1			μA
	Internal pin capacitance			5			pF
TEMPERATURE RANGE							
T _A	Operating free-air temperature			– 40		125	°C

- (1) Ideal input span, does not include gain or offset error.
- (2) Measured relative to actual measured reference.
- (3) Calculated on the first nine harmonics of the input frequency.
- (4) This specification indicates the endpoint INL, not best-fit INL.
- (5) Excludes internal reference accuracy error.
- (6) Excludes internal reference temperature drift.
- (7) All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with a 1-kHz input signal 0.25 dB below full-scale, unless otherwise specified.
- (8) Bipolar ranges are $\pm 12.288\text{ V}$, $\pm 10.24\text{ V}$, $\pm 6.144\text{ V}$, $\pm 5.12\text{ V}$, and $\pm 2.56\text{ V}$.
- (9) Unipolar ranges are $0\text{ V} - 12.288\text{ V}$, $0\text{ V} - 10.24\text{ V}$, $0\text{ V} - 6.144\text{ V}$, and $0\text{ V} - 5.12\text{ V}$.

6.6 Timing Requirements: Conversion Cycle

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; AVDD = 5 V, DVDD = 3.3 V, $V_{\text{REF}} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

			MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS						
f _{cycle}	Sampling frequency	ADS8661	1250			kSPS
		ADS8665	500			
t _{cycle}	ADC cycle time period	1/f _{cycle}				
t _{acq}	Acquisition time	ADS8661	250			ns
		ADS8665	1000			
TIMING SPECIFICATIONS						
t _{conv}	Conversion time	ADS8661	550			ns
		ADS8665	1000			

6.7 Timing Requirements: Asynchronous Reset

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; AVDD = 5 V, DVDD = 3.3 V, $V_{\text{REF}} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

			MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS						
$t_{\text{wl_RST}}$	Pulse duration: $\overline{\text{RST}}$ high		100			ns
TIMING SPECIFICATIONS						
$t_{\text{D_RST_POR}}$	Delay time for POR reset: $\overline{\text{RST}}$ rising to RVS rising			20		ms
$t_{\text{D_RST_APP}}$	Delay time for application reset: $\overline{\text{RST}}$ rising to CONVST/ $\overline{\text{CS}}$ rising				1	μs
$t_{\text{NAP_WKUP}}$	Wake-up time: NAP mode				20	μs
t_{PWRUP}	Power-up time: PD mode			20		ms

6.8 Timing Requirements: SPI-Compatible Serial Interface

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; AVDD = 5 V, DVDD = 3.3 V, $V_{\text{REF}} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

			MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS						
f_{CLK}	Serial clock frequency				66.67	MHz
t_{CLK}	Serial clock time period			$1/f_{\text{CLK}}$		
$t_{\text{PH_CK}}$	SCLK high time		0.45		0.55	t_{CLK}
$t_{\text{PL_CK}}$	SCLK low time		0.45		0.55	t_{CLK}
$t_{\text{SU_CSCK}}$	Setup time: CONVST/ $\overline{\text{CS}}$ falling to first SCLK capture edge		7.5			ns
$t_{\text{SU_CKDI}}$	Setup time: SDI data valid to SCLK capture edge		7.5			ns
$t_{\text{HT_CKDI}}$	Hold time: SCLK capture edge to (previous) data valid on SDI		7.5			ns
$t_{\text{HT_CKCS}}$	Delay time: last SCLK capture edge to CONVST/ $\overline{\text{CS}}$ rising		7.5			ns
TIMING SPECIFICATIONS						
$t_{\text{DEN_CSDO}}$	Delay time: CONVST/ $\overline{\text{CS}}$ falling edge to data enable				9.5	ns
$t_{\text{DZ_CSDO}}$	Delay time: CONVST/ $\overline{\text{CS}}$ rising to SDO-x going to 3-state				10	ns
$t_{\text{D_CKDO}}$	Delay time: SCLK launch edge to (next) data valid on SDO-x				12	ns
$t_{\text{D_CSRVS}}$	Delay time: CONVST/ $\overline{\text{CS}}$ rising edge to RVS falling				14	ns

6.9 Timing Requirements: Source-Synchronous Serial Interface (External Clock)

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

		MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS					
f_{CLK}	Serial clock frequency			66.67	MHz
t_{CLK}	Serial clock time period	$1/f_{CLK}$			
t_{PH_CK}	SCLK high time	0.45		0.55	t_{CLK}
t_{PL_CK}	SCLK low time	0.45		0.55	t_{CLK}
TIMING SPECIFICATIONS					
t_{DEN_CSDO}	Delay time: CONVST/ \overline{CS} falling edge to data enable			9.5	ns
t_{DZ_CSDO}	Delay time: CONVST/ \overline{CS} rising to SDO-x going to 3-state			10	ns
$t_{D_CKRVS_r}$	Delay time: SCLK rising edge to RVS rising			14	ns
$t_{D_CKRVS_f}$	Delay time: SCLK falling edge to RVS falling			14	ns
t_{D_RVSDO}	Delay time: RVS rising to (next) data valid on SDO-x			2.5	ns
t_{D_CSRVS}	Delay time: CONVST/ \overline{CS} rising edge to RVS displaying internal device state			15	ns

6.10 Timing Requirements: Source-Synchronous Serial Interface (Internal Clock)

all minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)

		MIN	TYP	MAX	UNIT
TIMING SPECIFICATIONS					
t_{DEN_CSDO}	Delay time: CONVST/ \overline{CS} falling edge to data enable			9.5	ns
t_{DZ_CSDO}	Delay time: CONVST/ \overline{CS} rising to SDO-x going to 3-state			10	ns
t_{DEN_CSRVS}	Delay time: CONVST/ \overline{CS} falling edge to first rising edge on RVS			50	ns
t_{D_RVSDO}	Delay time: RVS rising to (next) data valid on SDO-x			2.5	ns
t_{INTCLK}	Time period: internal clock	15			ns
t_{CYC_RVS}	Time period: RVS signal	15			ns
t_{WH_RVS}	RVS high time	0.4		0.6	t_{INTCLK}
t_{WL_RVS}	RVS low time	0.4		0.6	t_{INTCLK}
t_{D_CSRVS}	Delay time: CONVST/ \overline{CS} rising edge to RVS displaying internal device state			15	ns

6.11 Timing Diagrams




图 6-1. Conversion Cycle Timing Diagram




图 6-2. Asynchronous Reset Timing Diagram




图 6-3. Standard SPI Interface Timing Diagram for CPHA = 0




图 6-4. Standard SPI Interface Timing Diagram for CPHA = 1




图 6-5. multiSPI Interface Timing Diagram for Dual SDO-x and CPHA = 0




图 6-6. multiSPI Interface Timing Diagram for Dual SDO-x and CPHA = 1




图 6-7. multiSPI Source-Synchronous External Clock Serial Interface Timing Diagram




图 6-8. multiSPI Source-Synchronous Internal Clock Serial Interface Timing Diagram

6.12 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-9. Input I-V Characteristic Across Input Ranges




图 6-10. Input I-V Characteristic Across Temperature




图 6-11. Input Impedance Drift vs Temperature




图 6-12. Typical Distribution of Input Impedance




图 6-13. DC Histogram for Mid-Scale Inputs ($\pm 12.288\text{ V}$)




图 6-14. DC Histogram for Mid-Scale Inputs ($\pm 10.24\text{ V}$)

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-15. DC Histogram for Mid-Scale Inputs ($\pm 6.144\text{ V}$)




图 6-16. DC Histogram for Mid-Scale Inputs ($\pm 5.12\text{ V}$)




图 6-17. DC Histogram for Mid-Scale Inputs ($\pm 2.56\text{ V}$)




图 6-18. DC Histogram for Mid-Scale Inputs (0 V – 12.288 V)




图 6-19. DC Histogram for Mid-Scale Inputs (0 V – 10.24 V)




图 6-20. DC Histogram for Mid-Scale Inputs (0 V – 6.144 V)

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-21. DC Histogram for Mid-Scale Inputs (0 V – 5.12 V)




图 6-22. Typical DNL for All Codes




图 6-23. DNL vs Temperature




图 6-24. Typical INL for All Codes (All Bipolar Ranges)




图 6-25. Typical INL for All Codes (All Unipolar Ranges)




图 6-26. INL vs Temperature (All Bipolar Ranges)

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-27. INL vs Temperature (All Unipolar Ranges)




图 6-28. Offset Error vs Temperature Across Input Ranges




图 6-29. Typical Histogram for Offset Drift




图 6-30. Gain Error vs Temperature Across Input Ranges




图 6-31. Typical Histogram for Gain Error Drift




图 6-32. Gain Error vs External Resistance (R_{EXT})

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-33. Typical FFT Plot (All Ranges) for the ADS8661




图 6-34. Typical FFT Plot (All Ranges) for the ADS8665




图 6-35. SNR vs Input Frequency




图 6-36. SNR vs Temperature




图 6-37. SINAD vs Input Frequency




图 6-38. SINAD vs Temperature

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-39. THD vs Input Frequency




图 6-40. THD vs Temperature




图 6-41. AVDD Current vs Temperature




图 6-42. AVDD Current vs Throughput




图 6-43. AVDD Current vs Temperature (During Sampling)




图 6-44. AVDD Current vs Temperature (Standby Mode)

6.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3\text{ V}$, $V_{REF} = 4.096\text{ V}$ (internal), and maximum throughput (unless otherwise noted)




图 6-45. AVDD Current vs Temperature (Power-Down Mode)

7 Detailed Description

7.1 Overview

The ADS866x devices belong to a family of high-speed, high-performance, easy-to-use integrated data acquisition system. This single-channel device supports true bipolar input voltage swings up to ± 12.288 V, operating on a single 5-V analog supply. The device features an enhanced SPI interface (multiSPI) that allows the sampling rate to be maximized even with lower speed host controllers.


The device consists of a high-precision successive approximation register (SAR) analog-to-digital converter (ADC) and a power-optimized analog front-end (AFE) circuit for signal conditioning that includes:

- A high-resistive input impedance ($\geq 1\text{ M}\Omega$) that is independent of the sampling rate
- A programmable gain amplifier (PGA) with a pseudo-differential input configuration supporting nine software-programmable unipolar and bipolar input ranges
- A second-order, low-pass antialiasing filter
- An ADC driver amplifier that ensures quick settling of the SAR ADC input for high accuracy
- An input overvoltage protection circuit up to ± 20 V

The device also features a low temperature drift, 4.096-V internal reference with a fast-settling buffer and a multiSPI serial interface with daisy-chain (DAISY) and ALARM features.

The integration of the precision AFE circuit with high input impedance and a precision ADC operating from a single 5-V supply offers a simplified end solution without requiring external high-voltage bipolar supplies and complicated driver circuits.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input Structure

The device features a pseudo-differential input structure, meaning that the single-ended analog input signal is applied at the positive input AIN_P and the negative input AIN_GND is tied to GND. 图 7-1 shows the simplified circuit schematic for the AFE circuit, including the input overvoltage protection circuit, PGA, low-pass filter (LPF), and high-speed ADC driver.




图 7-1. Simplified Analog Front-End Circuit Schematic

The device can support multiple unipolar or bipolar, single-ended input voltage ranges based on the configuration of the program registers. As explained in the [RANGE_SEL_REG register](#), the input voltage range can be configured to bipolar $\pm 3 \times V_{REF}$, $\pm 2.5 \times V_{REF}$, $\pm 1.5 \times V_{REF}$, $\pm 1.25 \times V_{REF}$, and $\pm 0.625 \times V_{REF}$ or unipolar 0 to $3 \times V_{REF}$, 0 to $2.5 \times V_{REF}$, 0 to $1.5 \times V_{REF}$ and 0 to $1.25 \times V_{REF}$. With the internal or external reference voltage set to 4.096 V, the input ranges of the device can be configured to bipolar ranges of ± 12.288 V, ± 10.24 V, ± 6.144 V, ± 5.12 V, and ± 2.56 V or unipolar ranges of 0 V to 12.288 V, 0 V to 10.24 V, 0 V to 6.144 V, and 0 V to 5.12 V.

The device samples the voltage difference (AIN_P – AIN_GND) between the analog input and the AIN_GND pin. The device allows a ± 0.1 -V range on the AIN_GND pin. This feature is useful in modular systems where the sensor or signal-conditioning block is further away from the ADC on the board and when a difference in the ground potential of the sensor or signal conditioner from the ADC ground is possible. In such cases, running separate wires from the AIN_GND pin of the device to the sensor or signal-conditioning ground is recommended. In order to obtain optimum performance, the input currents and impedances along each input path are recommended to be matched. The two single-ended signals to AIN_P and AIN_GND must be routed as symmetrically as possible from the signal source to the ADC input pins.

If the analog input pin (AIN_P) to the device is left floating, the output of the ADC corresponds to an internal biasing voltage. The output from the ADC must be considered as invalid if the device is operated with floating input pins. This condition does not cause any damage to the device, which becomes fully functional when a valid input voltage is applied to the pins.

7.3.2 Analog Input Impedance

The device presents a resistive input impedance ≥ 1 MΩ on each of the analog inputs. The input impedance is independent of the ADC sampling frequency or the input signal frequency. The primary advantage of such high-impedance inputs is the ease of driving the ADC inputs without requiring driving amplifiers with low output impedance. Bipolar, high-voltage power supplies are not required in the system because this ADC does not require any high-voltage, front-end drivers. In most applications, the signal sources or sensor outputs can be directly connected to the ADC input, thus significantly simplifying the design of the signal chain.

In order to maintain the dc accuracy of the system, matching the external source impedance on the AIN_P input pin with an equivalent resistance on the AIN_GND pin is recommended. This matching helps cancel any additional offset error contributed by the external resistance.

7.3.3 Input Protection Circuit

The device features an internal overvoltage protection (OVP) circuit on each of the analog inputs. Use the internal protection circuit only as a secondary protection scheme. The external protection devices in the end application are highly recommended to be used to protect against surges, electrostatic discharge (ESD), and

electrical fast transient (EFT) conditions. A conceptual block diagram of the internal OVP circuit is shown in 图 7-2.




图 7-2. Input Overvoltage Protection Circuit Schematic

As shown in 图 7-2, the combination of the 1-M Ω (or, 1.2 M Ω for appropriate input ranges) input resistors along with the PGA gain-setting resistors R_{FB} and R_{DC} limit the current flowing into the input pin. A combination of anti-parallel diodes, D1 and D2 are added to protect the internal circuitry and set the overvoltage protection limits.

表 7-1 explains the various operating conditions for the device when powered on. This table indicates that when the device is properly powered up ($AVDD = 5\text{ V}$) or offers a low impedance of $< 30\text{ k}\Omega$, the internal overvoltage protection circuit can withstand up to $\pm 20\text{ V}$ on the analog input pins.

表 7-1. Input Overvoltage Protection Limits When $AVDD = 5\text{ V}^{(1)}$

INPUT CONDITION ($V_{OVP} = \pm 20\text{ V}$)		TEST CONDITION	ADC OUTPUT	COMMENTS
CONDITION	RANGE			
$ V_{IN} < V_{RANGE} $	Within operating range	All input ranges	Valid	Device functions as per data sheet specifications.
$ V_{RANGE} < V_{IN} < V_{OVP} $	Beyond operating range but within overvoltage range	All input ranges	Saturated	ADC output is saturated, but device is internally protected (not recommended for extended time).
$ V_{IN} > V_{OVP} $	Beyond overvoltage range	All input ranges	Saturated	This usage condition can cause irreversible damage to the device.

(1) $GND = 0\text{ V}$, $AIN_GND = 0\text{ V}$, $|V_{RANGE}|$ is the maximum input voltage for any selected input range, and $|V_{OVP}|$ is the break-down voltage for the internal OVP circuit. Assume that R_S is approximately $0\ \Omega$.

The results indicated in 表 7-1 are based on an assumption that the analog input pin is driven by a very low impedance source (R_S is approximately $0\ \Omega$). However, if the source driving the input has higher impedance, the current flowing through the protection diodes reduces further, thereby increasing the OVP voltage range. Higher source impedances result in gain errors and contribute to overall system noise performance.

图 7-3 shows the voltage versus current response of the internal overvoltage protection circuit when the device is powered on. According to this current-to-voltage (I-V) response, the current flowing into the device input pin is limited by the 1-M Ω (or 1.2 M Ω for appropriate input ranges) input impedance. However, for voltages beyond

± 20 V, the internal node voltages surpass the break-down voltage for internal transistors, thus setting the limit for overvoltage protection on the input pin.

The same overvoltage protection circuit also provides protection to the device when the device is not powered on and AVDD is floating. This condition can arise when the input signals are applied before the ADC is fully powered on. The overvoltage protection limits for this condition are shown in 表 7-2.

表 7-2. Input Overvoltage Protection Limits When AVDD = Floating⁽¹⁾

INPUT CONDITION ($V_{OVP} = \pm 15$ V)		TEST CONDITION	ADC OUTPUT	COMMENTS
CONDITION	RANGE			
$ V_{IN} < V_{OVP} $	Within overvoltage range	All input ranges	Invalid	Device is not functional but is protected internally by the OVP circuit.
$ V_{IN} > V_{OVP} $	Beyond overvoltage range	All input ranges	Invalid	This usage condition can cause irreversible damage to the device.

(1) AVDD = floating, GND = 0 V, AIN_GND = 0 V, $|V_{RANGE}|$ is the maximum input voltage for any selected input range, and $|V_{OVP}|$ is the break-down voltage for the internal OVP circuit. Assume that R_S is approximately 0 Ω .

图 7-4 shows the I-V response of the internal overvoltage protection circuit when the device is not powered on. According to this I-V response, the current flowing into the device input pin is limited by the 1-M Ω input impedance. However, for voltages beyond ± 15 V, the internal node voltage surpasses the break-down voltage for internal transistors, thus setting the limit for overvoltage protection on the input pin.




图 7-3. I-V Curve for the Input OVP Circuit (AVDD = 5 V)




图 7-4. I-V Curve for the Input OVP Circuit (AVDD = Floating)

7.3.4 Programmable Gain Amplifier (PGA)

The device features a programmable gain amplifier (PGA) as part of the analog signal-conditioning circuit that converts the original single-ended input signal into a fully-differential signal to drive the internal SAR ADC. The PGA also adjusts the common-mode level of the input signal before feeding it into the SAR ADC to ensure maximum usage of the ADC input dynamic range. Depending on the range of the input signal, the PGA gain can be adjusted by setting the RANGE_SEL[3:0] bits in the configuration register (see the [RANGE_SEL_REG register](#)). The default or power-on state for the RANGE_SEL[3:0] bits is 0000, corresponding to an input signal range of $\pm 3 \times V_{REF}$. 表 7-3 lists the various configurations of the RANGE_SEL[3:0] bits for the different analog input voltage ranges.

The PGA uses a precisely-matched network of resistors for multiple gain configurations. Matching between these resistors is accurately trimmed to keep the overall gain error low across all input ranges.

表 7-3. Input Range Selection Bits Configuration

ANALOG INPUT RANGE	RANGE_SEL[3:0]			
	BIT 3	BIT 2	BIT 1	BIT 0
$\pm 3 \times V_{REF}$	0	0	0	0
$\pm 2.5 \times V_{REF}$	0	0	0	1
$\pm 1.5 \times V_{REF}$	0	0	1	0
$\pm 1.25 \times V_{REF}$	0	0	1	1
$\pm 0.625 \times V_{REF}$	0	1	0	0
$0 - 3 \times V_{REF}$	1	0	0	0
$0 - 2.5 \times V_{REF}$	1	0	0	1
$0 - 1.5 \times V_{REF}$	1	0	1	0
$0 - 1.25 \times V_{REF}$	1	0	1	1

7.3.5 Second-Order, Low-Pass Filter (LPF)

In order to mitigate the noise of the front-end amplifier and gain resistors of the PGA, the AFE circuit of the device features a second-order, antialiasing LPF at the output of the PGA. The magnitude and phase response of the analog antialiasing filter are shown in 图 7-5 and 图 7-6, respectively. For maximum performance, the -3-dB cutoff frequency for the antialiasing filter is typically set to 15 kHz. The performance of the filter is consistent across all input ranges supported by the ADC.




图 7-5. Second-Order LPF Magnitude Response




图 7-6. Second-Order LPF Phase Response

7.3.6 ADC Driver

In order to meet the performance of the device at the maximum sampling rate, the sample-and-hold capacitors at the input of the ADC must be successfully charged and discharged during the acquisition time window. This drive requirement at the input of the ADC necessitates the use of a high-bandwidth, low-noise, and stable amplifier buffer. Such an input driver is integrated in the front-end signal path of the analog input channel of the device.

7.3.7 Reference

The device can operate with either an internal voltage reference or an external voltage reference using the internal buffer. The internal or external reference selection is determined by programming the INTREF_DIS bit of the RANGE_SEL_REG register. The internal reference source is enabled (INTREF_DIS = 0) by default after reset or when the device powers up. The INTREF_DIS bit must be programmed to logic 1 to disable the internal reference source whenever an external reference source is used.

7.3.7.1 Internal Reference

The device features an internal reference source with a nominal output value of 4.096 V. In order to select the internal reference, the INTREF_DIS bit of the RANGE_SEL_REG register must be programmed to logic 0. When

the internal reference is used, the REFIO pin becomes an output with the internal reference value. A 4.7- μ F (minimum) decoupling capacitor is recommended to be placed between the REFIO pin and REFGND, as shown in 图 7-7. The capacitor must be placed as close to the REFIO pin as possible. The output impedance of the internal band-gap circuit creates a low-pass filter with this capacitor to band-limit the noise of the reference. The use of a smaller capacitor value allows higher reference noise in the system that can potentially degrade SNR and SINAD performance. The REFIO pin must not be used to drive external ac or dc loads because of limited current output capability. The REFIO pin can be used as a source if followed by a suitable op amp buffer (such as the OPA320).




图 7-7. Device Connections for Using an Internal 4.096-V Reference

The device internal reference is factory-trimmed to ensure the initial accuracy specification. The histogram in 图 7-8 shows the distribution of the internal voltage reference output taken from more than 3420 production devices.




图 7-8. Internal Reference Accuracy Histogram at Room Temperature

The initial accuracy specification for the internal reference can be degraded if the die is exposed to any mechanical or thermal stress. Heating the device when being soldered to a printed circuit board (PCB) and any subsequent solder reflow is a primary cause for shifts in the V_{REF} value. The main cause of thermal hysteresis is a change in die stress and is therefore a function of the package, die-attach material, and molding compound, as well as the layout of the device itself.

In order to illustrate this effect, 30 devices were soldered using lead-free solder paste with the manufacturer suggested reflow profile, as explained in the [AN-2029 Handling & Process Recommendations application report](#). The internal voltage reference output is measured before and after the reflow process and the typical shift in value is shown in 图 7-9. Although all tested units exhibit a positive shift in their output voltages, negative shifts are also possible. The histogram in 图 7-9 shows the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, which is common on PCBs with surface-mount components on both sides, causes additional shifts in the output voltage. If the PCB is to be exposed to multiple reflows, solder the ADS866x in the second pass to minimize device exposure to thermal stress.




图 7-9. Solder Heat Shift Distribution Histogram

The internal reference is also temperature compensated to provide excellent temperature drift over an extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$. 图 7-10 shows the variation of the internal reference voltage across temperature for different values of the AVDD supply voltage. The temperature drift of the internal reference is also a function of the package type. 图 7-11 shows histogram distribution of the reference voltage drift.





图 7-10. REFIO Voltage Variation Across AVDD and Temperature



AVDD = 5 V, number of devices = 30, $\Delta T = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

图 7-11. Internal Reference Temperature Drift Histogram

7.3.7.2 External Reference

For applications that require a better reference voltage or a common reference voltage for multiple devices, the device provides a provision to use an external reference source along with an internal buffer to drive the ADC reference pin. In order to select the external reference mode, the INTREF_DIS bit of the RANGE_SEL_REG register must be programmed to logic 1. In this mode, an external 4.096-V reference must be applied at the REFIO pin, which functions as an input. Any low-power, low-drift, or small-size external reference can be used in this mode because the internal buffer is optimally designed to handle the dynamic loading on the REFCAP pin that is internally connected to the ADC reference input. The output of the external reference must be appropriately filtered to minimize the resulting effect of the reference noise on system performance. A typical connection diagram for this mode is shown in 图 7-12.




图 7-12. Device Connections for Using an External 4.096-V Reference

The output of the internal reference buffer appears at the REFCAP pin. A minimum capacitance of 10 µF must be placed between the REFCAP and REFGND pins. Place another capacitor of 1 µF as close to the REFCAP pin as possible for decoupling high-frequency signals. Do not use the internal buffer to drive external ac or dc loads because of the limited current output capability of this buffer.

The performance of the internal buffer output is very stable across the entire operating temperature range of -40°C to $+125^{\circ}\text{C}$. 图 7-13 shows the variation in the REFCAP output across temperature for different values of the AVDD supply voltage. The typical specified value of the reference buffer drift over temperature is $0.5\text{ ppm}/^{\circ}\text{C}$, as shown in 图 7-14, and the maximum specified temperature drift is equal to $2\text{ ppm}/^{\circ}\text{C}$.





图 7-13. Reference Buffer Output (REFCAP) Variation vs Supply and Temperature



AVDD = 5 V, number of devices = 30, $\Delta T = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

图 7-14. Reference Buffer Temperature Drift Histogram

7.3.8 ADC Transfer Function

The device supports a pseudo-differential input supporting both bipolar and unipolar input ranges. The output of the device is in straight-binary format for both bipolar and unipolar input ranges.

The ideal transfer characteristic for all input ranges is shown in 图 7-15. The full-scale range (FSR) for each input signal is equal to the difference between the positive full-scale (PFS) input voltage and the negative full-scale (NFS) input voltage. The LSB size is equal to $FSR / 2^{12}$. For a reference voltage of $V_{REF} = 4.096$ V, the LSB values corresponding to the different input ranges are listed in 表 7-4.




图 7-15. Device Transfer Function (Straight-Binary Format)

表 7-4. ADC LSB Values for Different Input Ranges ($V_{REF} = 4.096$ V)

INPUT RANGE	POSITIVE FULL-SCALE (V)	NEGATIVE FULL-SCALE (V)	FULL-SCALE RANGE (V)	LSB
$\pm 3 \times V_{REF}$	12.288	- 12.288	24.576	6 mV
$\pm 2.5 \times V_{REF}$	10.24	- 10.24	20.48	5 mV
$\pm 1.5 \times V_{REF}$	6.144	- 6.144	12.288	3 mV
$\pm 1.25 \times V_{REF}$	5.12	- 5.12	10.24	2.5 mV
$\pm 0.625 \times V_{REF}$	2.56	- 2.56	5.12	1.25 mV
0 to $3 \times V_{REF}$	12.288	0	12.288	3 mV
0 to $2.5 \times V_{REF}$	10.24	0	10.24	2.5 mV
0 to $1.5 \times V_{REF}$	6.144	0	6.144	1.5 mV
0 to $1.25 \times V_{REF}$	5.12	0	5.12	1.25 mV

7.3.9 Alarm Features

The device features an active-high alarm output on the ALARM/SDO-1/GPO pin, provided that the pin is configured for alarm functionality. To enable the ALARM output on the multi-function pin, set the SDO1_CONFIG[1:0] bits of the SDO_CTL_REG register to 01b (see the [SDO_CTL_REG register](#)).

The device features two types of alarm functions: an input alarm and an AVDD alarm.

- For the input alarm, the voltage at the input of the ADC is monitored and compared against user-programmable high and low threshold values. The device sets an active high alarm output when the corresponding digital value of the input signal goes beyond the high or low threshold set by the user; see the [Input Alarm](#) section for a detailed explanation of the input alarm feature functionality.
- For the AVDD alarm, the analog supply voltage (AVDD) of the ADC is monitored and compared against the specified typical low threshold (4.7 V) and high threshold (5.3 V) values of the AVDD supply. The device sets an active high alarm output if the value of AVDD crosses the specified low (4.7 V) and high threshold (5.3 V) values in either direction.

When the alarm functionality is turned on, both the input and AVDD alarm functions are enabled by default. These alarm functions can be selectively disabled by programming the IN_AL_DIS and VDD_AL_DIS bits (respectively) of the [RST_PWRCTL_REG register](#).

Each alarm (input alarm or AVDD alarm) has two types of alarm flags associated with it: the *active* alarm flag and the *tripped* alarm flag. All the alarm flags can be read in the [ALARM_REG register](#). Both flags are set when the associated alarm is triggered. However while the active alarm is cleared at the end of the current ADC conversion (and set again if the alarm condition persists), the tripped flag is cleared only after ALARM_REG is read.

The ALARM output flags are updated internally at the end of every conversion. These output flags can be read during any data frame that the user initiates by bringing the CONVST/CS signal to a low level.

The ALARM output flags can be read in three different ways: either via the ALARM output pin, by reading the internal ALARM registers, or by appending the ALARM flags to the data output.

- A high level on the ALARM pin indicates an over- or undervoltage condition on AVDD or on the analog input channel of the device. This pin can be wired to interrupt the host input.
- The internal ALARM flag bits in the ALARM_REG register are updated at the end of conversion. After receiving an ALARM interrupt on the output pin, the internal alarm flag registers can be read to obtain more details on the conditions that generated the alarm.
- The alarm output flags can be selectively appended to the data output bit stream (see the [DATAOUT_CTL_REG register](#) for configuration details).

图 7-16 depicts a functional block diagram for the device alarm functionality.






图 7-16. Alarm Functionality Schematic

7.3.9.1 Input Alarm

The device features a high and a low alarm on the analog input. The alarms corresponding to the input signal have independently-programmable thresholds and a common hysteresis setting that can be controlled through the [ALARM_H_TH_REG](#) and [ALARM_L_TH_REG](#) registers.

The device sets the input high alarm when the digital output exceeds the high alarm upper limit [high alarm threshold (T)]. The alarm resets when the digital output is less than or equal to the high alarm lower limit [high alarm (T) - H - 1]. This function is shown in [图 7-17](#).

Similarly, the input low alarm is triggered when the digital output falls below the low alarm lower limit [low alarm threshold (T)]. The alarm resets when the digital output is greater than or equal to the low alarm higher limit [low alarm (T) + H + 1]. This function is shown in [图 7-18](#).



7.3.9.2 AVDD Alarm

The device features a high and a low alarm on the analog voltage supply, AVDD. Unlike the input signal alarm, the AVDD alarm has fixed trip points that are set by design. The device features an internal analog comparator that constantly monitors the analog supply against the high and low threshold voltages. The high alarm is set if AVDD exceeds a typical value of 5.3 V and the low alarm is asserted if AVDD drops below 4.7 V. This feature is specially useful for debugging unusual device behavior caused by a glitch or brown-out condition on the analog AVDD supply.

7.4 Device Functional Modes

The device features the multiSPI digital interface for communication and data transfer between the device and the host controller. The multiSPI interface supports many data transfer protocols that the host uses to exchange data and commands with the device. The host can transfer data into the device using one of the standard SPI modes. However, the device can be configured to output data in a number of ways to suit the application demands of throughput and latency. The data output in these modes can be controlled either by the host or the device, and the timing can either be system synchronous or source synchronous. For detailed explanation of the supported data transfer protocols, see the [Data Transfer Protocols](#) section.

This section describes the main components of the digital interface module as well as supported configurations and protocols. As shown in [Figure 7-19](#), the interface module is comprised of shift registers (both input and output), configuration registers, and a protocol unit. During any particular data frame, data are transferred both into and out of the device. As a result, the host always perceives the device as a 32-bit input-output shift register, as shown in [Figure 7-19](#).




图 7-19. Device Interface Module

The [Pin Configuration and Functions](#) section provides descriptions of the interface pins; the [Data Transfer Frame](#) section details the functions of shift registers, the SCLK counter, and the command processor; the [Data Transfer Protocols](#) section details supported protocols; and the [Register Maps](#) section explains the configuration registers and bit settings.

7.4.1 Host-to-Device Connection Topologies

The multiSPI interface and device configuration registers offer great flexibility in the ways a host controller can exchange data or commands with the device. This section describes how to select the hardware connection topology to meet different system requirements.

7.4.1.1 Single Device: All multiSPI Options

图 7-20 shows the pin connection between a host controller and a stand-alone device to exercise all options provided by the multiSPI interface.




图 7-20. All multiSPI Protocols Pin Configuration

7.4.1.2 Single Device: Standard SPI Interface

图 7-21 shows the minimum pin interface for applications using a standard SPI protocol.




图 7-21. Standard SPI Protocol Pin Configuration

The CONVST/CS, SCLK, SDI, and SDO-0 pins constitute a standard SPI port of the host controller. The RST pin can be tied to DVDD. The RVS pin can be monitored for timing benefits. The ALARM/SDO-1/GPO pin may not have any external connection.

7.4.1.3 Multiple Devices: Daisy-Chain Topology

A typical connection diagram showing multiple devices in a daisy-chain topology is shown in 图 7-22.




图 7-22. Daisy-Chain Connection Schematic

The CONVST/ \overline{CS} and SCLK inputs of all devices are connected together and controlled by a single CONVST/ \overline{CS} and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (device 1) is connected to the SDO-x pin of the host controller, the SDO-0 output pin of device 1 is connected to the SDI input pin of device 2, and so forth. The SDO-0 output pin of the last device in the chain (device N) is connected to the SDI pin of the host controller.

To operate multiple devices in a daisy-chain topology, the host controller must program the configuration registers in each device with identical values. The devices must operate with a single SDO-0 output, using the external clock with any of the legacy, SPI-compatible protocols for data read and data write operations. In the [SDO_CTL_REG register](#), bits 7-0 must be programmed to 00h.

All devices in the daisy-chain topology sample their analog input signals on the rising edge of the CONVST/ \overline{CS} signal and the data transfer frame starts with a falling edge of the same signal. At the launch edge of the SCLK signal, every device in the chain shifts out the MSB to the SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on its SDI pin as the LSB bit of the unified shift register; see 图 7-19. Therefore, in a daisy-chain configuration, the host controller receives the data of device N, followed by the data of device N-1, and so forth (in MSB-first fashion). On the rising edge of the CONVST/ \overline{CS} signal, each device decodes the contents in its unified and takes appropriate action.

For N devices connected in a daisy-chain topology, an optimal data transfer frame must contain $32 \times N$ SCLK capture edges (see 图 7-23). A shorter data transfer frame can result in an erroneous device configuration and must be avoided. For a data transfer frame with $> 32 \times N$ SCLK capture edges, the host controller must appropriately align the configuration data for each device before bringing CONVST/ \overline{CS} high.

The overall throughput of the system is proportionally reduced with the number of devices connected in a daisy-chain topology.

A typical timing diagram for three devices connected in a daisy-chain topology and using the SPI-00-S protocol is shown in 图 7-23.




图 7-23. Three Devices in Daisy-Chain Mode Timing Diagram

7.4.2 Device Operational Modes

As shown in 图 7-24, the device supports three functional states: RESET, ACQ, and CONV. The device state is determined by the status of the CONVST/CS and RST control signals provided by the host controller.




图 7-24. Device Functional States

7.4.2.1 RESET State

The device features an active-low $\overline{\text{RST}}$ pin that is an asynchronous digital input. In order to enter a RESET state, the $\overline{\text{RST}}$ pin must be pulled low and kept low for the $t_{\text{WL_RST}}$ duration (as specified in the [Timing Requirements: Asynchronous Reset](#) table).

The device features two different types of reset functions: an application reset or a power-on reset (POR). The functionality of the $\overline{\text{RST}}$ pin is determined by the state of the RSTn_APP bit in the [RST_PWRCTL_REG](#) register.

- In order to configure the $\overline{\text{RST}}$ pin to issue an application reset, the RSTn_APP bit in the RST_PWRCTL_REG register must be configured to 1b. In this RESET state, all configuration registers (see the [Register Maps](#) section) are reset to their default values, the RVS pins remain low, and the SDO-x pins are tri-stated.
- The default configuration for the $\overline{\text{RST}}$ pin is to issue a power-on reset when pulled to a low level. The RSTn_APP bit is set to 0b in this state. When a POR is issued, all internal circuitry of the device (including the PGA, ADC driver, and voltage reference) are reset. When the device comes out of the POR state, the $t_{\text{D_RST_POR}}$ time duration must be allowed for (see the [Timing Requirements: Asynchronous Reset](#) table) in order for the internal circuitry to accurately settle.

In order to exit any of the RESET states, the $\overline{\text{RST}}$ pin must be pulled high with CONVST/ $\overline{\text{CS}}$ and SCLK held low. After a delay of $t_{\text{D_RST_POR}}$ or $t_{\text{D_RST_APP}}$ (see the [Timing Requirements: Asynchronous Reset](#) table), the device enters ACQ state and the RVS pin goes high.

To operate the device in any of the other two states (ACQ or CONV), the $\overline{\text{RST}}$ pin must be held high. With the $\overline{\text{RST}}$ pin held high, transitions on the CONVST/ $\overline{\text{CS}}$ pin determine the functional state of the device. A typical conversion cycle is illustrated in [图 6-1](#).

7.4.2.2 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state on power-up, after any asynchronous reset, or after the end of every conversion.

The falling edge of the $\overline{\text{RST}}$ falling edge takes the device from an ACQ state to a RESET state. A rising edge of the CONVST/ $\overline{\text{CS}}$ signal takes the device from ACQ state to a CONV state.

The device offers a low-power NAP mode to reduce power consumption in the ACQ state; see the [NAP Mode](#) section for more details on NAP mode.

7.4.2.3 CONV State

The device moves from ACQ state to CONV state on the rising edge of the CONVST/ $\overline{\text{CS}}$ signal. The conversion process uses an internal clock and the device ignores any further transitions on the CONVST/ $\overline{\text{CS}}$ signal until the ongoing conversion is complete (that is, during the time interval of t_{conv}).

At the end of conversion, the device enters ACQ state. The cycle time for the device is given by [方程式 1](#):

$$t_{\text{cycle-min}} = t_{\text{conv}} + t_{\text{acq-min}} \quad (1)$$

Note

The conversion time, t_{conv} , can vary within the specified limits of $t_{\text{conv-min}}$ and $t_{\text{conv-max}}$ (as specified in the [Timing Requirements: Conversion Cycle](#) table). After initiating a conversion, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the $t_{\text{conv-max}}$ duration to elapse before initiating a new operation (data transfer or conversion). If RVS is not monitored, substitute t_{conv} in [方程式 1](#) with $t_{\text{conv-max}}$.

7.5 Programming

The device features nine configuration registers (as described in the [Register Maps](#) section) and supports two types of data transfer operations: data write (the host configures the device), and data read (the host reads data from the device).

7.5.1 Data Transfer Frame

A data transfer frame between the device and the host controller begins at the falling edge of the CONVST/ $\overline{\text{CS}}$ pin and ends when the device starts conversion at the subsequent rising edge. The host controller can initiate a data transfer frame by bringing the CONVST/ $\overline{\text{CS}}$ signal low (as shown in [图 7-25](#)) after the end of the CONV phase, as described in the [CONV State](#) section.




图 7-25. Data Transfer Frame

For a typical data transfer frame F:

1. The host controller pulls CONVST/ $\overline{\text{CS}}$ low to initiate a data transfer frame. On the falling edge of the CONVST/ $\overline{\text{CS}}$ signal:
 - RVS goes low, indicating the beginning of the data transfer frame.
 - The internal SCLK counter is reset to 0.
 - The device takes control of the data bus. As illustrated in [Figure 7-25](#), the contents of the output data word are loaded into the 32-bit output shift register (OSR).
 - The internal configuration register is reset to 0000h, corresponding to a NOP command.
2. During the frame, the host controller provides clocks on the SCLK pin:
 - On each SCLK capture edge, the SCLK counter is incremented and the data bit received on the SDI pin is shifted into the LSB of the input shift register.
 - On each launch edge of the output clock (SCLK in this case), the MSB of the output shift register data is shifted out on the selected SDO-x pins.
 - The status of the RVS pin depends on the output protocol selection (see the [Protocols for Reading From the Device](#) section).
3. The host controller pulls the CONVST/ $\overline{\text{CS}}$ pin high to end the data transfer frame. On the rising edge of CONVST/ $\overline{\text{CS}}$:
 - The SDO-x pins go to tri-state.
 - As illustrated in [Figure 7-25](#), the contents of the input shift register are transferred to the command processor for decoding and further action.
 - RVS output goes low, indicating the beginning of conversion.

After pulling CONVST/ $\overline{\text{CS}}$ high, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the $t_{\text{conv_max}}$ time (see the [Timing Requirements: Conversion Cycle](#) table) to elapse before initiating a new data transfer frame.

At the end of the data transfer frame F:

- If the SCLK counter = 32, then the device treats the frame F as an *optimal* data transfer frame for any read or write operation. At the end of an optimal data transfer frame, the command processor treats the 32-bit contents of the input shift register as a valid command word.
- If the SCLK counter is < 32, then the device treats the frame F as a *short* data transfer frame.
 - The data write operation to the device is invalid and the device treats this frame as an NOP command.
 - The output data bits transferred during a short frame on the SDO-x pins are still valid data. The host controller can use the short data transfer frame to read only the required number of MSB bits from the 32-bit output shift register.
- If the SCLK counter is > 32, then the device treats the frame F as a *long* data transfer frame. At the end of a long data transfer frame, the command processor treats the 32-bit contents of the input shift register as a valid command word. There is no restriction on the maximum number of clocks that can be provided within any data transfer frame F. However, when the host controller provides a long data transfer frame, the last 32 bits shifted into the device prior to the CONVST/ $\overline{\text{CS}}$ rising edge must constitute the desired command.

7.5.2 Input Command Word and Register Write Operation

Any data write operation to the device is always synchronous to the external clock provided on the SCLK pin.

The device allows either one byte or two bytes (equivalent to half a word) to be read or written during any device programming operation. 表 7-5 lists the input commands supported by the device. The input commands associated with reading or writing two bytes in a single operation are suffixed as *HWORD*.

For any *HWORD* command, the LSB of the 9-bit address is always ignored and considered as 0b. For example, regardless whether address 04h or 05h is entered for any particular *HWORD* command, the device always exercises the command on address 04h.

表 7-5. List of Input Commands

OPCODE B[31:0]	COMMAND ACRONYM	COMMAND DESCRIPTION
00000000_000000000_00000000_00000000	NOP	No operation
11000_xx_<9-bit address>_<16-bit data> ⁽¹⁾	CLEAR_HWORD	<ul style="list-style-type: none"> Command used to clear any (or a group of) bits of a register. Any bit marked 1 in the data field results in that particular bit of the specified register being reset to 0, leaving the other bits unchanged. Half-word command (that is, the command functions on 16 bits at a time). LSB of the 9-bit address is always ignored and considered as 0b.⁽²⁾
11001_xx_<9-bit address>_00000000_00000000	READ_HWORD	<ul style="list-style-type: none"> Command used to perform a 16-bit read operation. Half-word command (that is, the device outputs 16 bits of register data at a time). LSB of the 9-bit address is always ignored and considered as 0b. Upon receiving this command, the device sends out 16 bits of the register in the next frame.
01001_xx_<9-bit address>_00000000_00000000	READ	<ul style="list-style-type: none"> Same as the READ_HWORD except that only eight bits of the register (byte read) are returned in the next frame.
11010_00_<9-bit address>_<16-bit data>	WRITE	<ul style="list-style-type: none"> Half-word write command (two bytes of input data are written into the specified address). LSB of the 9-bit address is always ignored and considered as 0b.
11010_01_<9-bit address>_<16-bit data>		<ul style="list-style-type: none"> Half-word write command. LSB of the 9-bit address is always ignored and considered as 0b. With this command, only the MS byte of the 16-bit data word is written at the specified register address. The LS byte is ignored.
11010_10_<9-bit address>_<16-bit data>		<ul style="list-style-type: none"> Half-word write command. LSB of the 9-bit address is always ignored and considered as 0b. With this command, only the LS byte of the 16-bit data word is written at the specified register address. The MS byte is ignored.
11011_xx_<9-bit address>_<16-bit data>	SET_HWORD	<ul style="list-style-type: none"> Command used to set any (or a group of) bits of a register. Any bit marked 1 in the data field results in that particular bit of the specified register being set to 1, leaving the other bits unchanged. Half-word command (that is, the command functions on 16 bits at a time). LSB of the 9-bit address is always ignored and considered as 0b.
All other input command combinations	NOP	No operation

(1) <9-bit address> is realized by adding a 0 at the MSB location followed by an 8-bit register address as defined in 表 7-10. The <9-bit address> for register 0x04h is 0x0-0000-0100b.

(2) An *HWORD* command operates on a set of 16 bits in the register map that is usually identified as two registers of eight bits each. For example, the command 11000_xx_<0_0000_0101><16-bit data> is treated the same as the command 11000_xx_<0_0000_0100><16-bit data> for bits 15:0 of the RST_PWRCTL_REG register.

All input commands (including the CLEAR_HWORD, WRITE, and SET_HWORD commands listed in 表 7-5) used to configure the internal registers must be 32 bits long. If any of these commands are provided in a particular data frame F, that command gets executed at the rising edge of the CONVST/ \overline{CS} signal.

7.5.3 Output Data Word

The data read from the device can be synchronized to the external clock on the SCLK pin or to an internal clock of the device by programming the configuration registers (see the [Data Transfer Protocols](#) section for details).

In any data transfer frame, the contents of the internal output shift register are shifted out on the SDO-x pins. The output data for any frame (F+1) is determined by the command issued in frame F and the status of DATA_VAL[2:0] bits:

- If the DATA_VAL[2:0] bits in the DATAOUT_CTL_REG register are set to 1xxb, then the output data word for frame (F+1) contains fixed data pattern as described in the [DATAOUT_CTL_REG](#) register.
- If a valid READ command is issued in frame F, the output data word for frame (F+1) contains 8-bit register data, followed by 0's.
- If a valid READ_HWORD command is issued in frame F, the output data word for frame (F+1) contains 16-bit register data, followed by 0's.
- For all other combinations, the output data word for frame (F+1) contains the latest 12-bit conversion result. Program the DATAOUT_CTL_REG register to append various data flags to the conversion result. The data flags are appended as per following sequence:
 1. DEVICE_ADDR[3:0] bits are appended if the DEVICE_ADDR_INCL bit is set to 1
 2. AVDD ALARM FLAGS are appended if the VDD_ACTIVE_ALARM_INCL bit is set to 1
 3. INPUT ALARM FLAGS are appended if the IN_ACTIVE_ALARM_INCL bit is set to 1
 4. ADC INPUT RANGE FLAGS are appended if the RANGE_INCL bit is set to 1
 5. PARITY bits are appended if the PAR_EN bit is set to 1
 6. All the remaining bits in the 32-bit output data word are set to 0.

表 7-6 shows the output data word with all data flags enabled.

表 7-6. Output Data Word With All Data Flags Enabled

DEVICE_ADDR_INCL = 1b, VDD_ACTIVE_ALARM_INCL = 1b, IN_ACTIVE_ALARM_INCL = 1b, RANGE_INCL = 1b, and PAR_EN = 1b						
D[31:20]	D[19:16]	D[15:14]	D[13:12]	D[11:8]	D[7:6]	D[5:0]
Conversion result	Device address	AVDD alarm flags	Input alarm flags	ADC input range	Parity bits	000000b

表 7-7 shows output data word with only some of the data flags enabled.

表 7-7. Output Data Word With Only Some Data Flags Enabled

DEVICE_ADDR_INCL = 0b, VDD_ACTIVE_ALARM_INCL = 1b, IN_ACTIVE_ALARM_INCL = 0b, RANGE_INCL = 1b, and PAR_EN = 1b				
D[31:20]	D[19:18]	D[17:14]	D[13:12]	D[11:0]
Conversion result	AVDD alarm flags	ADC input range	Parity bits	000000000000b

7.5.4 Data Transfer Protocols

The device features a multiSPI interface that allows the host controller to operate at slower SCLK speeds and still achieve the required cycle time with a faster response time.

- For any data write operation, the host controller can use any of the four legacy, SPI-compatible protocols to configure the device, as described in the [Protocols for Configuring the Device](#) section.
- For any data read operation from the device, the multiSPI interface module offers the following options:
 - Legacy, SPI-compatible protocol with a single SDO-x (see the [Legacy, SPI-Compatible \(SYS-xy-S\) Protocols with a Single SDO-x](#) section)
 - Legacy, SPI-compatible protocol with dual SDO-x (see the [Legacy, SPI-Compatible \(SYS-xy-S\) Protocols With Dual SDO-x](#) section)
 - ADC master clock or source-synchronous (SRC) protocol for data transfer (see the [Source-Synchronous \(SRC\) Protocols](#) section)

7.5.4.1 Protocols for Configuring the Device

As described in [表 7-8](#), the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to write data into the device.

表 7-8. SPI Protocols for Configuring the Device

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	SDI_CTL_REG	SDO_CTL_REG	DIAGRAM
SPI-00-S	Low	Rising	00h	00h	图 7-26
SPI-01-S	Low	Falling	01h	00h	图 7-26
SPI-10-S	High	Falling	02h	00h	图 7-27
SPI-11-S	High	Rising	03h	00h	图 7-27

On power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data read and data write operations. To select a different SPI-compatible protocol, program the SDI_MODE[1:0] bits in the [SDI_CTL_REG](#) register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly-selected protocol. The SPI protocol selected by the configuration of the SDI_MODE[1:0] is applicable to both read and write operations.

[图 7-26](#) 和 [图 7-27](#) detail the four protocols using an optimal data frame; see the [Timing Requirements: SPI-Compatible Serial Interface](#) table for associated timing parameters.

Note

As explained in the [Data Transfer Frame](#) section, a valid write operation to the device requires a minimum of 32 SCLKs to be provided within a data transfer frame.




图 7-26. Standard SPI Timing Protocol (CPHA = 0, 32 SCLK Cycles)




图 7-27. Standard SPI Timing Protocol (CPHA = 1, 32 SCLK Cycles)

7.5.4.2 Protocols for Reading From the Device

The protocols for the data read operation can be broadly classified into three categories:

1. Legacy, SPI-compatible protocols with a single SDO-x
2. Legacy, SPI-compatible protocols with dual SDO-x
3. ADC master clock or source-synchronous (SRC) protocol for data transfer

7.5.4.2.1 Legacy, SPI-Compatible (SYS-xy-S) Protocols with a Single SDO-x

As shown in [表 7-9](#), the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to read data from the device.

表 7-9. SPI Protocols for Reading From the Device

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CTL_REG	SDO_CTL_REG	DIAGRAM
SPI-00-S	Low	Rising	CS falling	00h	00h	图 7-28
SPI-01-S	Low	Falling	1st SCLK rising	01h	00h	图 7-28
SPI-10-S	High	Falling	CS falling	02h	00h	图 7-29
SPI-11-S	High	Rising	1st SCLK falling	03h	00h	图 7-29

On power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data read and data write operations. To select a different SPI-compatible protocol for both the data transfer operations:

1. Program the SDI_MODE[1:0] bits in the [SDI_CTL_REG register](#). This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly-selected protocol.
2. Set the SDO_MODE[1:0] bits = 00b in the [SDO_CTL_REG register](#).


Note

The SPI transfer protocol selected by configuring the SDI_MODE[1:0] bits in the SDI_CTL_REG register determines the data transfer protocol for both write and read operations. Either data can be read from the device using the selected SPI protocol by configuring the SDO_MODE[1:0] bits = 00b in the SDO_CTL_REG register, or one of the SRC protocols can be selected for data read, as explained in the [Source-Synchronous \(SRC\) Protocols](#) section.


When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements: SPI-Compatible Serial Interface](#) table for associated timing parameters.

[图 7-28](#) and [图 7-29](#) explain the details of the four protocols. As explained in the [Data Transfer Frame](#) section, the host controller can use a short data transfer frame to read only the required number of MSB bits from the 32-bit output data word.

If the host controller uses a long data transfer frame with SDO_CNTL_REG[7:0] = 00h, then the device exhibits daisy-chain operation (see the [Multiple Devices: Daisy-Chain Topology](#) section).



**图 7-28. Standard SPI Timing Protocol
(CPHA = 0, Single SDO-x)**




**图 7-29. Standard SPI Timing Protocol
(CPHA = 1, Single SDO-x)**


7.5.4.2.2 Legacy, SPI-Compatible (SYS-xy-S) Protocols With Dual SDO-x

The device provides an option to increase the SDO-x bus width from one bit (default, single SDO-x) to two bits (dual SDO-x) when operating with any of the data transfer protocols. In order to operate the device in dual SDO mode, the SDO1_CONFIG[1:0] bits in the [SDO_CTL_REG register](#) must be set to 11b. In this mode, the ALARM/SDO-1/GPO pin functions as SDO-1.

In dual SDO mode, two bits of data are launched on the two SDO-x pins (SDO-0 and SDO-1) on every SCLK launch edge, as shown in [图 7-30](#) and [图 7-31](#).



**图 7-30. Standard SPI Timing Protocol
(CPHA = 0, Dual SDO-x)**



**图 7-31. Standard SPI Timing Protocol
(CPHA = 1, Dual SDO-x)**

Note

For any particular SPI protocol, the device follows the same timing specifications for single and dual SDO modes. The only difference is that the device requires half as many SCLK cycles to output the same number of bits when in single SDO mode, thus reducing the minimum required SCLK frequency for a certain sampling rate of the ADC.

7.5.4.2.3 Source-Synchronous (SRC) Protocols

The multiSPI interface supports an ADC master clock or source-synchronous mode of data transfer between the device and host controller. In this mode, the device provides an output clock that is synchronous with the output data. Furthermore, the host controller can also select the output clock source and data bus width options in this mode of operation. In all SRC modes of operation, the RVS pin provides the output clock, synchronous to the device data output.

The SRC protocol allows the clock source (internal or external) and the width of the output bus to be configured, similar to the SPI protocols.

7.5.4.2.3.1 Output Clock Source Options

The device allows the output clock on the RVS pin to be synchronous to either the external clock provided on the SCLK pin or to the internal clock of the device. This selection is done by configuring the SSYNC_CLK bit, as explained in the [SDO_CTL_REG register](#). The timing diagram and specifications for operating the device with an SRC protocol in external CLK mode are provided in [Figure 6-7](#) and the [Timing Requirements: Source-Synchronous Serial Interface \(External Clock\)](#) table. The timing diagram and specifications for operating the device with an SRC protocol in internal CLK mode are provided in [Figure 6-8](#) and the [Timing Requirements: Source-Synchronous Serial Interface \(Internal Clock\)](#) table.

7.5.4.2.3.2 Output Bus Width Options

The device provides an option to increase the SDO-x bus width from one bit (default, single SDO-x) to two bits (dual SDO-x) when operating with any of the SRC protocols. In order to operate the device in dual SDO mode, the SDO1_CONFIG[1:0] bits in the [SDO_CTL_REG register](#) must be set to 11b. In this mode, the ALARM/SDO-1/GPO pin functions as SDO-1.

Note

For any particular SRC protocol, the device follows the same timing specifications for single and dual SDO modes. The only difference is that the device requires half as many clock cycles to output the same number of bits when in single SDO mode, thus reducing the minimum required clock frequency for a certain sampling rate of the ADC.

7.6 Register Maps

7.6.1 Device Configuration and Register Maps

The device features nine configuration registers, mapped as described in 表 7-10. Each configuration registers is comprised of four registers, each containing a data byte.

表 7-10. Configuration Registers Mapping

ADDRESS	REGISTER NAME	REGISTER FUNCTION
00h	DEVICE_ID_REG	Device ID register
04h	RST_PWRCTL_REG	Reset and power control register
08h	SDI_CTL_REG	SDI data input control register
0Ch	SDO_CTL_REG	SDO-x data input control register
10h	DATAOUT_CTL_REG	Output data control register
14h	RANGE_SEL_REG	Input range selection control register
20h	ALARM_REG	ALARM output register
24h	ALARM_H_TH_REG	ALARM high threshold and hysteresis register
28h	ALARM_L_TH_REG	ALARM low threshold register

7.6.1.1 DEVICE_ID_REG Register (address = 00h)

This register contains the unique identification numbers associated to a device that is used in a daisy-chain configuration involving multiple devices.

图 7-17. DEVICE_ID_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved								Reserved				DEVICE_ADDR[3:0]			
R-00h								R-0000b				R/W-0000b			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															
R-0000h															

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 00h

Address for bits 15-8 = 01h

Address for bits 23-16 = 02h

Address for bits 31-24 = 03h

表 7-11. DEVICE_ID_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-24	Reserved	R	00h	Reserved. Reads return 00h.
23-20	Reserved	R	0000b	Reserved. Reads return 0000b.
19-16	DEVICE_ADDR[3:0] ⁽¹⁾	R/W	0000b	These bits can be used to identify up to 16 different devices in a system.
15-0	Reserved	R	0000h	Reserved. Reads return 0000h.

(1) These bits are useful in daisy-chain mode.

7.6.1.2 RST_PWRCTL_REG Register (address = 04h)

This register controls the reset and power-down features offered by the converter.

Any write operation to the RST_PWRCTL_REG register must be preceded by a write operation with the register address set to 05h and the register data set to 69h.

图 7-18. RST_PWRCTL_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WKEY[7:0]								Reserved	VDD_AL_DIS	IN_AL_DIS	Reserved	RSTn_APP	NAP_EN	PWRDN	
R/W-00h								R-00b	R/W-0b	R/W-0b	R-0b	R/W-<0>b	R/W-<0>b	R/W-0b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 04h

Address for bits 15-8 = 05h

Address for bits 23-16 = 06h

Address for bits 31-24 = 07h

表 7-12. RST_PWRCTL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0000h.
15-8	WKEY[7:0]	R/W	00h	This value functions as a protection key to enable writes to bits 5-0. Bits are written only if WKEY is set to 69h first.
7-6	Reserved	R	00b	Reserved. Reads return 00b
5	VDD_AL_DIS	R/W	0b	0b = VDD alarm is enabled 1b = VDD alarm is disabled
4	IN_AL_DIS	R/W	0b	0b = Input alarm is enabled 1b = Input alarm is disabled
3	Reserved	R	0b	Reserved. Reads return 0h.
2	RSTn_APP ⁽¹⁾	R/W	0b	0b = RST pin functions as a POR class reset (causes full device initialization) 1b = RST pin functions as an application reset (only user-programmed modes are cleared)
1	NAP_EN ⁽²⁾	R/W	0b	0b = Disables the NAP mode of the converter 1b = Enables the converter to enter NAP mode if CONVST/ \overline{CS} is held high after the current conversion completes
0	PWRDN ⁽²⁾	R/W	0b	0b = Puts the converter into active mode 1b = Puts the converter into power-down mode

(1) Setting this bit forces the \overline{RST} pin to function as an application reset until the next power cycle.

(2) See the [Electrical Characteristics](#) table for details on the latency encountered when entering and exiting the associated low-power mode.

7.6.1.3 SDI_CTL_REG Register (address = 08h)

This register configures the protocol used for writing data to the device.

图 7-19. SDI_CTL_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								Reserved					SDI_MODE [1:0]		
R-00h								R-000000b					R/W-<00>b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;
-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 08h

Address for bits 15-8 = 09h

Address for bits 23-16 = 0Ah

Address for bits 31-24 = 0Bh

表 7-13. SDI_CTL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0000h.
15-8	Reserved	R	00h	Reserved. Reads return 00h.
7-2	Reserved	R	000000b	Reserved. Reads return 000000b.
1-0	SDI_MODE[1:0]	R/W	00b	These bits select the protocol for reading from or writing to the device. 00b = Standard SPI with CPOL = 0 and CPHASE = 0 01b = Standard SPI with CPOL = 0 and CPHASE = 1 10b = Standard SPI with CPOL = 1 and CPHASE = 0 11b = Standard SPI with CPOL = 1 and CPHASE = 1

7.6.1.4 SDO_CTL_REG Register (address = 0Ch)

This register controls the data protocol used to transmit data out from the SDO-x pins of the device.

图 7-20. SDO_CTL_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		GPO_VAL		Reserved		SDO1_CONFIG [1:0]		Reserved	SSYNC_CLK	Reserved			SDO_MODE[1:0]		
R-000b		R/W-0b		R-00b		R/W-00b		R-0b	R/W-<0>b	R-0h			R/W-<0>b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 0Ch

Address for bits 15-8 = 0Dh

Address for bits 23-16 = 0Eh

Address for bits 31-24 = 0Fh

表 7-14. SDO_CTL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0h.
15-13	Reserved	R	000b	Reserved. Reads return 000b.
12	GPO_VAL	R/W	0b	1-bit value for the output on the GPO pin.
11-10	Reserved	R	00b	Reserved. Reads return 00b.
9-8	SDO1_CONFIG[1:0]	R/W	00b	Two bits are used to configure ALARM/SDO-1/GPO: 00b = SDO-1 is always tri-stated; 1-bit SDO mode 01b = SDO-1 functions as ALARM; 1-bit SDO mode 10b = SDO-1 functions as GPO; 1-bit SDO mode 11b = SDO-1 combined with SDO-0 offers a 2-bit SDO mode
7	Reserved	R	0b	Reserved. Reads return 0b.
6	SSYNC_CLK ⁽¹⁾	R/W	0b	This bit controls the source of the clock selected for source-synchronous transmission. 0b = External SCLK (no division) 1b = Internal clock (no division)
5-2	Reserved	R	0000b	Reserved. Reads return 0000b.
1-0	SDO_MODE[1:0]	R/W	00b	These bits control the data output modes of the device. 0xb = SDO mode follows the same SPI protocol as that used for SDI; see the SDI_CTL_REG register 10b = Invalid configuration 11b = SDO mode follows the ADC master clock or source-synchronous protocol

(1) This bit takes effect **only** in the ADC master clock or source-synchronous mode of operation.

7.6.1.5 DATAOUT_CTL_REG Register (address = 10h)

This register controls the data output by the device.

图 7-21. DATAOUT_CTL_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	DEVICE_ADDR_INCL	VDD_ACTIVE_ALARM_INCL[1:0]		IN_ACTIVE_ALARM_INCL[1:0]		Reserved	RANGE_INCL	Reserved				PAR_EN	DATA_VAL[2:0]		
R-0b	R/W-0b	R/W-0b		R/W-0b		R-0b	R/W-0b	R-0000b				R/W-<0>b	R/W-000b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 10h

Address for bits 15-8 = 11h

Address for bits 23-16 = 12h

Address for bits 31-24 = 13h

表 7-15. DATAOUT_CTL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0000h.
15	Reserved	R	0b	Reserved. Reads return 0b.
14	DEVICE_ADDR_INCL	R/W	0b	Control to include the 4-bit DEVICE_ADDR register value in the SDO-x output bit stream. 0b = Do not include the register value 1b = Include the register value
13-12	VDD_ACTIVE_ALARM_INCL[1:0]	R/W	00b	Control to include the active VDD ALARM flags in the SDO-x output bit stream. 00b = Do not include 01b = Include ACTIVE_VDD_H_FLAG 10b = Include ACTIVE_VDD_L_FLAG 11b = Include both flags
11-10	IN_ACTIVE_ALARM_INCL[1:0]	R/W	00b	Control to include the active input ALARM flags in the SDO-x output bit stream. 00b = Do not include 01b = Include ACTIVE_IN_H_FLAG 10b = Include ACTIVE_IN_L_FLAG 11b = Include both flags
9	Reserved	R	0b	Reserved. Reads return 0h.
8	RANGE_INCL	R/W	0b	Control to include the 4-bit input range setting in the SDO-x output bit stream. 0b = Do not include the range configuration register value 1b = Include the range configuration register value
7-4	Reserved	R	0000b	Reserved. Reads return 0000b.
3	PAR_EN ⁽¹⁾	R/W	0b	0b = Output data does not contain parity information 1b = Two parity bits (ADC output and output data frame) are appended to the LSBs of the output data The ADC output parity bit reflects an even parity for the ADC output bits only. The output data frame parity bit reflects an even parity signature for the entire output data frame, including the ADC output bits and any internal flags or register settings. The ADC output parity bit is not included in the frame parity bit computation.

表 7-15. DATAOUT_CTL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2-0	DATA_VAL[2:0]	R/W	000b	These bits control the data value output by the converter. 0xxb = Value output is the conversion data 100b = Value output is all 0's 101b = Value output is all 1's 110b = Value output is alternating 0's and 1's 111b = Value output is alternating 00's and 11's

(1) Setting this bit increases the length of the output data by two bits.

7.6.1.6 RANGE_SEL_REG Register (address = 14h)

This register controls the configuration of the internal reference and input voltage ranges for the converter.

图 7-22. RANGE_SEL_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								Reserved	INTREF_DIS	Reserved	RANGE_SEL[3:0]				
R-00h								R-0b	R/W-0b	R-00b	R/W-<0000>b				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 14h

Address for bits 15-8 = 15h

Address for bits 23-16 = 16h

Address for bits 31-24 = 17h

表 7-16. RANGE_SEL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0000h.
15-8	Reserved	R	00h	Reserved. Reads return 00h.
7	Reserved	R	0b	Reserved. Reads return 0b.
6	INTREF_DIS	R/W	0b	Control to disable the ADC internal reference. 0b = Internal reference is enabled 1b = Internal reference is disabled
5-4	Reserved	R	00b	Reserved. Reads return 00b.
3-0	RANGE_SEL[3:0]	R/W	0000b	These bits comprise the 4-bit register that selects the nine input ranges of the ADC. 0000b = $\pm 3 \times V_{REF}$ 0001b = $\pm 2.5 \times V_{REF}$ 0010b = $\pm 1.5 \times V_{REF}$ 0011b = $\pm 1.25 \times V_{REF}$ 0100b = $\pm 0.625 \times V_{REF}$ 1000b = $3 \times V_{REF}$ 1001b = $2.5 \times V_{REF}$ 1010b = $1.5 \times V_{REF}$ 1011b = $1.25 \times V_{REF}$

7.6.1.7 ALARM_REG Register (address = 20h)

This register contains the output alarm flags (active and tripped) for the input and AVDD alarm.

图 7-23. ALARM_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACTIVE_VDD_L_FLAG	ACTIVE_VDD_H_FLAG	Reserved	ACTIVE_IN_L_FLAG	ACTIVE_IN_H_FLAG	Reserved	TRP_VDD_L_FLAG	TRP_VDD_H_FLAG	TRP_IN_L_FLAG	TRP_IN_H_FLAG	Reserved	OVW_ALARM				
R-0b	R-0b	R-00b	R-0b	R-0b	R-00b	R-0b	R-0b	R-0b	R-0b	R-0b	R-00b	R-0b			

LEGEND: R = Read only; -n = value after reset; -0, -1 = Condition after application reset; -<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 20h

Address for bits 15-8 = 21h

Address for bits 23-16 = 22h

Address for bits 31-24 = 23h

表 7-17. ALARM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0000h	Reserved. Reads return 0000h.
15	ACTIVE_VDD_L_FLAG	R	0b	Active ALARM output flag for low AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists
14	ACTIVE_VDD_H_FLAG	R	0b	Active ALARM output flag for high AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists
13-12	Reserved	R	00b	Reserved. Reads return 00b.
11	ACTIVE_IN_L_FLAG	R	0b	Active ALARM output flag for high input voltage. 0b = No ALARM condition 1b = ALARM condition exists
10	ACTIVE_IN_H_FLAG	R	0b	Active ALARM output flag for low input voltage. 0b = No ALARM condition 1b = ALARM condition exists
9-8	Reserved	R	00b	Reserved. Reads return 00b.
7	TRP_VDD_L_FLAG	R	0b	Tripped ALARM output flag for low AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists
6	TRP_VDD_H_FLAG	R	0b	Tripped ALARM output flag for high AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists
5	TRP_IN_L_FLAG	R	0b	Tripped ALARM output flag for high input voltage. 0b = No ALARM condition 1b = ALARM condition exists
4	TRP_IN_H_FLAG	R	0b	Tripped ALARM output flag for low input voltage. 0b = No ALARM condition 1b = ALARM condition exists
3-1	Reserved	R	000b	Reserved. Reads return 000b.
0	OVW_ALARM	R	0b	Logical OR outputs all tripped ALARM flags. 0b = No ALARM condition 1b = ALARM condition exists

7.6.1.8 ALARM_H_TH_REG Register (address = 24h)

This register controls the hysteresis and high threshold for the input alarm.

图 7-24. ALARM_H_TH_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
INP_ALARM_HYST[7:0]								Reserved							
R/W-00h								R-00h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INP_ALARM_HIGH_TH[15:0]															
R/W-FFFFh															

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 24h

Address for bits 15-8 = 25h

Address for bits 23-16 = 26h

Address for bits 31-24 = 27h

表 7-18. ALARM_H_TH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-24	INP_ALARM_HYST[7:0]	R/W	00h	INP_ALARM_HYST[7:6]: 2-bit hysteresis value for the input ALARM. INP_ALARM_HYST[5:0] must be set to 000000b.
23-16	Reserved	R	00h	Reserved. Reads return 00h.
15-0	INP_ALARM_HIGH_TH[15:0]	R/W	FFFFh	Threshold for comparison is INP_ALARM_HIGH_TH[15:4]. INP_ALARM_HIGH_TH[3:0] must be set to 0000b.

7.6.1.9 ALARM_L_TH_REG Register (address = 28h)

This register controls the low threshold for the input alarm.

图 7-25. ALARM_L_TH_REG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
R-0000h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INP_ALARM_LOW_TH[15:0]															
R/W-0000h															

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -0, -1 = Condition after application reset;

-<0>, -<1> = Condition after power-on reset

Address for bits 7-0 = 28h

Address for bits 15-8 = 29h

Address for bits 23-16 = 2Ah

Address for bits 31-24 = 2Bh

表 7-19. ALARM_L_TH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
32:16	Reserved	R	0000h	Reserved. Reads return 0000h.
15-0	INP_ALARM_LOW_TH[15:0]	R/W	0000h	Threshold for comparison is INP_ALARM_LOW_TH[15:4]. INP_ALARM_LOW_TH[3:0] must be set to 0000b.

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The ADS866x is a fully-integrated data acquisition (DAQ) system based on a 12-bit successive approximation (SAR) analog-to-digital converter (ADC). The device includes an integrated analog front-end (AFE) circuit to drive the inputs of the ADC and an integrated precision reference with a buffer. As such, this device does not require any additional external circuits for driving the reference or analog input pins of the ADC.

8.2 Typical Application



The potential difference between IGND and GND can be as high as the barrier breakdown voltage (often thousands of volts).

图 8-1. 12-Bit Isolated DAQ System for High Common-Mode Rejection

8.2.1 Design Requirements

Design a 12-bit DAQ system for processing input signals up to ± 12 V superimposed on large dc or ac common-mode offsets relative to the ground potential of the system main power supply. The specific performance requirements are as follows:

- Input signal: ± 12 -V amplitude signal of a 1-kHz frequency superimposed on a ± 75 -V common-mode with frequency between dc and 15 kHz
- CMRR > 100 dB over stipulated common-mode frequency range
- SNR > 70 dB
- THD < -96 dB

8.2.2 Detailed Design Procedure

The design uses galvanic isolation between the DAQ system inputs and main power supply to achieve extremely high CMRR, as indicated by 图 8-1. The system not only tolerates large common-mode voltages beyond its absolute maximum ratings but also delivers excellent performance largely independent of common-mode amplitude and frequency (within the specified operating limits). The relevant performance characteristics are illustrated in 图 8-7, 图 8-3, and 图 8-4.

The system performance requirements by itself can be easily satisfied by using the ADS866x. This device simplifies system design because the ADS866x eliminates the need for designing a discrete high-performance signal chain needed with most other SAR ADCs. In addition, the use of galvanic isolation has the following system design implications:

- A local floating supply is needed to power the ADS866x because the device cannot load the system main power supply
- A digital isolator is required to facilitate data transfer between the isolated ADS866x serial interface and the digital host controller

The floating power supply can be realized as an isolated transformer-based, push-pull converter followed by a rectifier and low-dropout (LDO) regulator to largely eliminate the ADC power-supply ripple by taking advantage of the high PSRR provided by most LDOs. A schematic of this design is shown in 图 8-2.




图 8-2. Isolated Power-Supply Design


Recommended components for the circuit shown in 图 8-2 are given below:

- The [SN6501](#) transformer driver is selected for its low input voltage requirement, small form-factor, and the flexibility offered for easily adjusting the system isolation voltage rating by substituting the transformer
- A miniature printed circuit board (PCB)-mount, center-tapped transformer with a gain > 1 maintains line regulation at the LDO outputs
- Schottky rectifiers for minimal forward voltage drop
- Smoothing capacitor for sufficiently low ripple at the LDO input
- The [TPS7A4901](#) LDOs for an ultra-low noise contribution relative to the ADS866x and high PSRR over a wide frequency range to attenuate output ripple to levels below the LDO output noise level

With regard to the digital isolator, the [ISO7640FM](#) is recommended for the following reasons:


- Supports > a 50-MHz SCLK and the required logic levels for operating the ADS866x at the full throughput
- Quad-channel device that facilitates excellent delay-matching between critical interface signals for reliable operation at high speed

8.2.3 Application Curves




$f_{\text{SAMPLE}} = 1.25 \text{ MSPS}$, $V_{\text{IN}} = \pm 12 \text{ V}$, $f_{\text{IN}} = 1 \text{ kHz}$, $V_{\text{CM}} = 50 V_{\text{DC}}$,
SINAD = 72 dB, THD = -102 dB

图 8-3. FFT Plot With a DC Common-Mode at 1.25 MSPS




$f_{\text{SAMPLE}} = 1.25 \text{ Msps}$, $V_{\text{IN}} = \pm 12 \text{ V}$, $f_{\text{IN}} = 1 \text{ kHz}$, $V_{\text{CM}} = 155 V_{\text{PP}}$,
SINAD = 71.9 dB, THD = -102 dB

图 8-4. FFT Plot With an AC Common-Mode at 1.25 MSPS



$f_{\text{SAMPLE}} = 500 \text{ kSPS}$, $V_{\text{IN}} = \pm 12 \text{ V}$, $f_{\text{IN}} = 1 \text{ kHz}$, $V_{\text{CM}} = 50 V_{\text{DC}}$,
SINAD = 72 dB, THD = -102 dB

图 8-5. FFT Plot With a DC Common-Mode at 500 kSPS



$f_{\text{SAMPLE}} = 500 \text{ kSPS}$, $V_{\text{IN}} = \pm 12 \text{ V}$, $f_{\text{IN}} = 1 \text{ kHz}$, $V_{\text{CM}} = 155 V_{\text{PP}}$,
SINAD = 71.9 dB, THD = -102 dB

图 8-6. FFT Plot With an AC Common-Mode at 500 kSPS






图 8-7. Common-Mode Rejection Ratio vs Frequency

9 Power Supply Recommendations

The device uses two separate power supplies: AVDD and DVDD. The internal circuits of the device operate on AVDD and DVDD is used for the digital interface. AVDD and DVDD can be independently set to any value within the permissible range.

9.1 Power Supply Decoupling

The AVDD supply pins must be decoupled with AGND by using a minimum 10-μF and 1-μF capacitor on each supply. Place the 1-μF capacitor as close to the supply pins as possible. Place a minimum 10-μF decoupling capacitor very close to the DVDD supply to provide the high-frequency digital switching current. The effect of using the decoupling capacitor is illustrated in the difference between the power-supply rejection ratio (PSRR) performance of the device. 图 9-1 shows the PSRR of the device without using a decoupling capacitor. The PSRR improves when the decoupling capacitors are used, as shown in 图 9-2.



9.2 Power Saving

In normal mode of operation, the device does not power down between conversions, and therefore achieves high throughput. However, the device offers two programmable low-power modes: NAP and power-down (PD) to reduce power consumption when the device is operated at lower throughput rates.

9.2.1 NAP Mode

In NAP mode, the internal blocks of the device are placed into a low-power mode to reduce the overall power consumption of the device in the ACQ state.

To enable NAP mode:

- Write 69h to register address 05h to unlock the [RST_PWRCTL_REG register](#).
- The NAP_EN bit in the RST_PWRCTL_REG register must be set to 1b. The CONVST/ \overline{CS} pin must be kept high at the end of the conversion process. The device then enters NAP mode at the end of conversion and remains in NAP mode as long as the CONVST/ \overline{CS} pin is held high.

A falling edge on the CONVST/ \overline{CS} brings the device out of NAP mode; however, the host controller can initiate a new conversion (CONVST/ \overline{CS} rising edge) only after the t_{NAP_WKUP} time has elapsed (see the [Timing Requirements: Asynchronous Reset](#) table).

9.2.2 Power-Down (PD) Mode

The device also features a deep power-down mode (PD) to reduce the power consumption at very low throughput rates.

The following steps must be taken to enter PD mode:

1. Write 69h to register address 05h to unlock the [RST_PWRCTL_REG register](#).
2. Set the PWRDN bit in the RST_PWRCTL_REG register to 1b. The device enters PD mode on the rising edge of the CONVST/ $\overline{\text{CS}}$ signal.

In PD mode, all analog blocks within the device are powered down; however, the interface remains active and the register contents are also retained. The RVS pin is high, indicating that the device is ready to receive the next command.

In order to exit PD mode:

1. Clear the PWRDN bit in the RST_PWRCTL_REG register to 0b.
2. The RVS pin goes high, indicating that the device has started coming out of PD mode. However, the host controller must wait for the t_{PWRUP} time (see the [Timing Requirements: Asynchronous Reset](#) table) to elapse before initiating a new conversion.

10 Layout

10.1 Layout Guidelines

图 10-1 illustrates a PCB layout example for the ADS866x.

- Partition the PCB into analog and digital sections. Care must be taken to ensure that the analog signals are kept away from the digital lines. This layout helps keep the analog input and reference input signals away from the digital noise. In this layout example, the analog input and reference signals are routed on the lower side of the board and the digital connections are routed on the top side of the board.
- Using a single dedicated ground plane is strongly encouraged.
- Power sources to the ADS866x must be clean and well-bypassed. Using a 1- μ F, X7R-grade, 0603-size ceramic capacitor with at least a 10-V rating in close proximity to the analog (AVDD) supply pins is recommended. For decoupling the digital supply pin (DVDD), a 1- μ F, X7R-grade, 0603-size ceramic capacitor with at least a 10-V rating is recommended. Placing vias between the AVDD, DVDD pins and the bypass capacitors must be avoided. All ground pins must be connected to the ground plane using short, low-impedance paths.
- There are two decoupling capacitors used for the REFCAP pin. The first is a small, 1- μ F, 0603-size ceramic capacitor placed close to the device pins for decoupling the high-frequency signals and the second is a 10- μ F, 0805-size ceramic capacitor to provide the charge required by the reference circuit of the device. A capacitor with an ESR less than 0.2 Ω is recommended for the 10- μ F capacitor. Both of these capacitors must be directly connected to the device pins without any vias between the pins and capacitors.
- The REFIO pin also must be decoupled with a minimum of 4.7- μ F ceramic capacitor if the internal reference of the device is used. The capacitor must be placed close to the device pins.

10.2 Layout Example




图 10-1. Board Layout for the ADS866x

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [OPA320 Precision, 20MHz, 0.9pA, Low-Noise, RRIO, CMOS Operational Amplifier with Shutdown data sheet](#)
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#)
- Texas Instruments, [TPS7A49 36-V, 150-mA, Ultralow-Noise, Positive Linear Regulator data sheet](#)
- Texas Instruments, [ISO764x4M Low-Power Quad-Channel Digital Isolators data sheet](#)
- Texas Instruments, [AN-2029 Handling and Process Recommendations application report](#)

11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

11.4 Trademarks

™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS8661IPW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8661
ADS8661IPW.B	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8661
ADS8661IPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8661
ADS8661IPWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8661
ADS8665IPW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665
ADS8665IPW.B	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665
ADS8665IPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665
ADS8665IPWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665
ADS8665IPWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665
ADS8665IPWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS8665

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8661IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS8665IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS8665IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8661IPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
ADS8665IPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
ADS8665IPWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ADS8661IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS8661IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS8665IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS8665IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月