

SLAS517-DECEMBER 2007

16-BIT, 1-MSPS, PSEUDO-BIPOLAR, UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE

FEATURES

- 0 to 1 MSPS Sampling Rate
- ±0.7 LSB Typ, ±1 LSB Max INL
- ±0.4 LSB Typ, ±0.75 LSB Max DNL
- 16-Bit NMC Ensured Over Temperature
- ±0.1 mV Offset Error
- ±0.15 ppm/°C Offset Error Drift
- ±0.015 %FSR Gain Error
- ±0.7 ppm/°C Gain Error Drift
- 93 dB SNR, -110dB THD, 112dB SFDR
- Zero Latency
- Low Power: 220 mW at 1 MSPS
- Unipolar Input Range: 0 V to V_{ref}
- Onboard Reference
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Wide Digital Supply 2.7 V ~ 5.25 V
- 8-/16-Bit Bus Transfer

• 48-Pin 7x7 QFN Package

APPLICATIONS

- Medical Instruments
- Optical Networking
- Transducer Interface
- High Accuracy Data Acquisition Systems
- Magnetometers

DESCRIPTION


The ADS8471 is an 16-bit, 1-MSPS A/D converter with an internal 4.096-V reference and a pseudo-bipolar, unipolar input. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8471 offers a full 16-bit interface or an 8-bit bus option using two read cycles.

The ADS8471 is available in a 48-lead 7x7 QFN package and is characterized over the industrial –40°C to 85°C temperature range.

HIGH-SPEED SAR CONVERTER FAMILY(1)

TYPE/SPEED	500 kHz	580 kHz	750 kHz	1 MHz	1.25 MHz	2 MHz	3 MHz	4MHz
18-Bit Pseudo-Diff	ADS8383	ADS8381						
16-Bit Pseudo-Dili		ADS8380 (S)						
18-Bit Pseudo-Bipolar, Fully Diff		ADS8382 (S)		ADS8482	ADS8484			
16-Bit Pseudo-Diff	ADS8327 (S)	ADS8370 (S)	ADS8371	ADS8471	ADS8401	ADS8411		
To-Bit Pseudo-Dill	ADS8328 (S)			ADS8329/30 (S)	ADS8405	ADS8410 (S)		
40 Dit Doordo Dinolos Cully Diff		ADS8372 (S)		ADS8472	ADS8402	ADS8412		ADS8422
16-Bit Pseudo-Bipolar, Fully Diff					ADS8406	ADS8413 (S)		
14-Bit Pseudo-Diff					ADS7890 (S)		ADS7891	
12-Bit Pseudo-Diff				ADS7886				ADS7881

(1) S: Serial





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPER- ATURE RANGE	ORDERING INFORMATION	TRANS- PORT MEDIA QTY.	
ADS8471I	±2	±1	16	7x7 48 Pin	RGZ	–40°C to	ADS8471IRGZT	Tape and reel 250	
AD3047 11	±2	Ξ1	10	QFN	NGZ	85°C	ADS8471IRGZR	Tape and reel 1000	
ADS8471IB	3 ±1 ±0.75 16 7x7	.0.75	.0.75	16	7x7 48 Pin	48 Pin POZ	−40°C to	ADS8471IBRGZT	Tape and reel 250
AD3647 11B	±Ι	±0.75 16		16 QFN RGZ		85°C	ADS8471IBRGZR	Tape and reel 1000	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
		+IN to AGND	-0.4 to +VA + 0.1	V
		-IN to AGND	-0.4 to 0.5	V
Vo	oltage	+VA to AGND	-0.3 to 7	V
		+VBD to BDGND	-0.3 to 7	V
		+VA to +VBD	-0.3 to 2.55	V
Di	igital input voltage to BDGND		-0.3 to +VBD + 0.3	V
Di	igital output voltage to BDGND		-0.3 to +VBD + 0.3	V
T _A O	perating free-air temperature ra	ange	-40 to 85	°C
T _{stg} St	torage temperature range		-65 to 150	°C
Ju	unction temperature (T _J max)		150	°C
0	IFN poekogo	Power dissipation	$(T_{J}Max - T_{A})/\theta_{JA}$	
Qi	FN package	θ _{JA} thermal impedance	22	°C/W
		Vapor phase (60 sec)	215	°C
Le	ead temperature, soldering	Infrared (15 sec)	220	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SPECIFICATIONS

 $T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C}, \ \text{+VA} = 5 \ \text{V}, \ \text{+VBD} = 3 \ \text{V or 5 V}, \ V_{\text{ref}} = 4.096 \ \text{V}, \ f_{\text{SAMPLE}} = 1 \ \text{MSPS (unless otherwise noted)}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANAL	OG INPUT						
	Full-scale input voltage ⁽¹⁾		+IN - (-IN)	0		V_{ref}	V
	Abaabata Sanataa Kana	Absolute input voltage		-0.2		V _{ref} +0.2	
	Absolute input voltage		-IN	-0.2		0.2	V
	Input capacitance				65		pF
	Input leakage current				1		nA
SYST	EM PERFORMANCE						
	Resolution				16		Bits
	No missis a sadas	ADS8471I		16			D:4-
	No missing codes	ADS8471IB		16			Bits
18.11	1-1	ADS8471I		-2	±0.7	2	LSB
INL	Integral linearity (2) (3)	ADS8471IB		-1	±0.7	1	(16 bit)
DAII	Different of all the engine	ADS8471I		-1	±0.4	1	LSB
DNL	Differential linearity	ADS8471IB		-0.75	±0.4	0.75	(16 bit)
	Offset error ⁽⁴⁾	ADS8471I		-0.5	±0.1	0.5	mV
	Offset error 17	ADS8471IB		-0.5	±0.1	0.5	
	0111	ADS8471I			±0.15		ppm/°C
	Offset error temperature drift	ADS8471IB			±0.15		
	Gain error ⁽⁴⁾ (5)	ADS8471I	V _{ref} = 4.096 V	-0.075	±0.015	0.075	%FS
	Gain error (*)	ADS8471IB	V _{ref} = 4.096 V	-0.075	±0.015	0.075	%FS
	0-1	ADS8471I			±0.7		
	Gain error temperature drift	ADS8471IB			±0.7		ppm/°C
	Noise				25		μV RMS
	Power supply rejection ratio		At FFFFh output code		60		dB
SAMP	LING DYNAMICS						
	Conversion time				670	700	ns
	Acquisition time			270	300		ns
	Throughput rate					1	MHz
	Aperture delay				4		ns
	Aperture jitter				5		ps
	Step response				150		ns
	Overvoltage recovery				150		ns

Ideal input span, does not include gain or offset error. LSB means least significant bit This is endpoint INL, not best fit.

⁽²⁾ (3) (4) (5)

Measured relative to an ideal full-scale input [+IN – (-IN)] of 8.192 V
This specification does not include the internal reference voltage error and drift.



SPECIFICATIONS (Continued)

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1$ MSPS (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP M	IAX UNIT	
DYNAM	IC CHARACTERISTICS					
		ADS8471I	V 4V -+ 2 H I -	-110		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 2 kHz	-112		
THD	Total harmonic distortion ⁽¹⁾	ADS8471I	\/ 4\/ et 20 kH=	-105	dB	
טחו	Total narmonic distortion(**)	ADS8471IB	$V_{IN} = 4 V_{pp}$ at 20 kHz	-107	uБ	
		ADS8471I	\\ 4\\ et 100 kHz	-101		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 100 kHz	-102		
		ADS8471I	V 4V et 2 kHz	93		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 2 kHz	93		
SNR	Signal-to-noise ratio ⁽¹⁾	ADS8471I	V = 4 V ot 20 kHz	92.5	dB	
SINK		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 20 kHz	92.7	ив	
		ADS8471I	V 4 V -+ 400 H I-	91.5		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 100 kHz	91.6		
		ADS8471I	V 4V et 2 kHz	93		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 2 kHz	93		
SINAD	Signal-to-noise + distortion (1)	ADS8471I	\/ 4\/ et 20 kl l=	92.4	dB	
SINAD	ADS847	ADS8471IB	$V_{IN} = 4 V_{pp}$ at 20 kHz	92.6	uБ	
		ADS8471I	$V_{IN} = 4 V_{pp}$ at 100 kHz	91		
		ADS8471IB	$v_{IN} = 4 v_{pp}$ at 100 kHz	91.1		
		ADS8471I	V = 4 V ot 2 kHz	112		
		ADS8471IB	$V_{IN} = 4 V_{pp}$ at 2 kHz	114		
SFDR	Spurious free dynamic range (1)	ADS8471I	$V_{IN} = 4 V_{pp}$ at 20 kHz	107	dB	
SFDK	Spurious free dynamic range V	ADS8471IB	VIN = 4 V _{pp} at 20 kHz	109	uБ	
		ADS8471I	$V_{IN} = 4 V_{pp}$ at 100 kHz	102		
		ADS8471IB	$v_{IN} = 4 v_{pp}$ at 100 KHz	103		
	-3dB Small signal bandwidth			15	MHz	
VOLTA	GE REFERENCE INPUT					
V_{ref}	Reference voltage at REFIN,			3.0 4.096 +VA -	0.8 V	
	Reference resistance ⁽²⁾			500	kΩ	
	Reference current drain		f _s = 1 MHz		1 mA	

⁽¹⁾ Calculated on the first nine harmonics of the input frequency.(2) Can vary ±20%



SPECIFICATIONS (Continued)

 $T_A = -40C$ to 85C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1$ MSPS (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTER	NAL REFERENCE OUTPU	ΙΤ					
	Internal reference start	-up time	From 95% (+VA), with 1-μF storage capacitor			120	ms
V_{ref}	Reference voltage rang	ge	I _O = 0 A	4.081	4.096	4.111	V
	Source current		Static load			10	μΑ
	Line regulation		+VA = 4.75 V to 5.25 V		60		μV
	Drift		I _O = 0 A		±6		PPM/°C
DIGITA	L INPUT/OUTPUT		,				
	Logic family – CMOS						
V_{IH}	High-level input voltage)	I _{IH} = 5 μA	+VBD-1		+V _{BD} +0.3	
V _{IL}	Low-level input voltage	,	I _{IL} = 5 μA	-0.3		0.8	V
V_{OH}	High-level output voltage	ge	I _{OH} = 2 TTL loads	+VBD - 0.6			V
V _{OL}	Low-level output voltage	je	I _{OL} = 2 TTL loads			0.4	
	Data format – Straight	binary					
POWE	R SUPPLY REQUIREMEN	TS					
	Dower ounds voltage	+VBD		2.7	3.3	5.25	V
	Power supply voltage	+VA		4.75	5	5.25	V
	Supply current ⁽¹⁾		f _s = 1 MHz		44	48	mA
	Power dissipation ⁽¹⁾		f _s = 1 MHz		220	240	mW
TEMPE	RATURE RANGE						
	Operating free-air			-40		85	°C

⁽¹⁾ This includes only +VA current. +VBD current is typical 1 mA with 5-pF load capacitance on all output pins.

Copyright © 2007, Texas Instruments Incorporated Product Folder Link(s): *ADS8471*



TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = +VBD = 5 V (1) (2) (3)

	PARAMETER	MIN	TYP	MAX	UNIT
t _(CONV)	Conversion time		670	700	ns
t _(ACQ)	Acquisition time	270	300		ns
t _(HOLD)	Sample capacitor hold time			25	ns
t _{pd1}	CONVST low to BUSY high			40	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low			15	ns
t _{pd3}	Propagation delay time, start of convert state to rising edge of BUSY			15	ns
t _{w1}	Pulse duration, CONVST low	40			ns
t _{su1}	Setup time, CS low to CONVST low	20			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	t _(ACQ) min			ns
t _{w4}	Pulse duration, BUSY signal high			700	ns
t _{h1}	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40			ns
t _{d1}	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
t _{w5}	Pulse duration, RD low	50			ns
t _{en}	Enable time, RD low (or CS low for read cycle) to data valid			20	ns
t _{d2}	Delay time, data hold from RD high	5			ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	10		20	ns
t _{w6}	Pulse duration, RD high	20			ns
t _{w7}	Pulse duration, CS high	20			ns
t _{h2}	Hold time, last RD (or CS for read cycle) rising edge to CONVST falling edge	50			ns
t _{pd4}	Propagation delay time, BUSY falling edge to next \overline{RD} (or \overline{CS} for read cycle) falling edge	0			ns
t _{d4}	Delay time, BYTE edge to edge skew	0			ns
t _{su3}	Setup time, BYTE transition to RD falling edge	10			ns
t _{h3}	Hold time, BYTE transition to RD falling edge	10			ns
t _{dis}	Disable time, RD high (CS high for read cycle) to 3-stated data bus			20	ns
t _{d5}	Delay time, BUSY low to MSB data valid delay			0	ns
t _{d6}	Delay time, CS rising edge to BUSY falling edge	50			ns
t _{d7}	Delay time, BUSY falling edge to CS rising edge	50			ns
t _{su5}	BYTE transition setup time, from BYTE transition to next BYTE transition	50			ns
$t_{su(ABORT)}$	Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when $\overline{\text{CS}} = 0$ and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort).	60		600	ns

 ⁽¹⁾ All input signals are specified with t_r = t_f = 5 ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2.
 (2) See timing diagrams.
 (3) All timing are measured with 20-pF equivalent loads on all data bits and BUSY pins.



TIMING CHARACTERISTICS

All specifications typical at -40° C to 85°C, +VA = 5 V +VBD = 3 V $^{(1)}$ $^{(2)}$ $^{(3)}$

	PARAMETER	MIN	TYP	MAX	UNIT
t _(CONV)	Conversion time		67	700	ns
t _(ACQ)	Acquisition time	270	300		ns
t _(HOLD)	Sample capacitor hold time			25	ns
t _{pd1}	CONVST low to BUSY high			40	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low			25	ns
t _{pd3}	Propagation delay time, start of convert state to rising edge of BUSY			25	ns
t _{w1}	Pulse duration, CONVST low	40			ns
t _{su1}	Setup time, CS low to CONVST low	20			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	t _(ACQ) min			ns
t _{w4}	Pulse duration, BUSY signal high			700	ns
t _{h1}	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40			ns
t _{d1}	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
t _{w5}	Pulse duration, RD low	50			ns
t _{en}	Enable time, RD low (or CS low for read cycle) to data valid			30	ns
t _{d2}	Delay time, data hold from RD high	5			ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	10		30	ns
t _{w6}	Pulse duration, RD high	20			ns
t _{w7}	Pulse duration, CS high	20			ns
t _{h2}	Hold time, last RD (or CS for read cycle) rising edge to CONVST falling edge	50			ns
t _{pd4}	Propagation delay time, BUSY falling edge to next \overline{RD} (or \overline{CS} for read cycle) falling edge	0			ns
t _{d4}	Delay time, BYTE edge to edge skew	0			ns
t _{su3}	Setup time, BYTE or transition to RD falling edge	10			ns
t _{h3}	Hold time, BYTE or transition to RD falling edge	10			ns
t _{dis}	Disable time, RD high (CS high for read cycle) to 3-stated data bus			30	ns
t _{d5}	Delay time, BUSY low to MSB data valid delay			0	ns
t _{d6}	Delay time, CS rising edge to BUSY falling edge	50			ns
t _{d7}	Delay time, BUSY falling edge to CS rising edge	50			ns
t _{su5}	BYTE transition setup time, from BYTE transition to next BYTE transition	50			ns
t _{su(ABORT)}	Setup time from the falling edge of \overline{CONVST} (used to start the valid conversion) to the next falling edge of \overline{CONVST} (when $CS = 0$ and \overline{CONVST} are used to abort) or to the next falling edge of \overline{CS} (when \overline{CS} is used to abort).	60		600	ns

All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See timing diagrams. All timing are measured with 20-pF equivalent loads on all data bits and BUSY pins.


Product Folder Link(s): ADS8471

⁽²⁾ (3)



PIN ASSIGNMENTS

RGZ PACKAGE (TOP VIEW)



NC - No internal connection

NOTE: The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

TERMINAL FUNCTIONS


NAME	NO	I/O		DESCRIPTION					
AGND	8, 9, 17, 20, 23, 24, 26, 27	I	Analog ground						
BDGND	2, 37	-	Digital ground for bus interface of	digital supply					
BUSY	48	0	Status output. High when a conv	version is in progress.					
BYTE	3	-	Byte select input. Used for 8-bit 0: No fold back 1: Low byte D[9:2] of the 16 mos	· ·	byte of the 16 most significant pins DB[17:10].				
CONVST	4	1	Convert start. The falling edge of	f this input ends the acquisition period	and starts the hold period.				
CS	6	I	Chip select. The falling edge of	this input starts the acquisition period.					
			8-	BIT BUS	16-BIT BUS				
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0				
DB15	28	0	D15 (MSB)	D7	D15(MSB)				
DB14	29	0	D14	D6	D14				
DB13	30	0	D13	D5	D13				
DB12	31	0	D12	D4	D12				
DB11	32	0	D11	D3	D11				
DB10	33	0	D10	D2	D10				
DB9	34	0	D9	All ones	D9				
DB8	35	0	D8	All ones	D8				
DB7	38	0	D7	All ones	D7				
DB6	39	0	D6	All ones	D6				
DB5	40	0	D5	All ones	D5				
DB4	41	0	D4	All ones	D4				
DB3	42	0	D3	All ones	D3				





TERMINAL FUNCTIONS (continued)

NAME	NO	1/0		DI	ESCRIPTION	
DB2	43	0	D2	All ones	D2	
DB1	44	0	D1	All ones	D1	
DB0	45	0	D0 (LSB)	All ones	D0 (LSB)	
–IN	19	ı	Inverting input channe	el		
+IN	18	I	Noninverting input cha	annel		
NC	15, 46, 47		No connection			
REFIN	13	I	Reference input			
REFOUT	14	0	Reference output. Ad	d 1-μF capacitor between the REF0	OUT pin and REFM pin when internal reference is used.	
REFM	11, 12	I	Reference ground			
RD	5	I		synchronization pulse for the parallel output. When $\overline{ extsf{CS}}$ is low, this serves as output enable and puts the previous onversion results on the bus.		
+VA	7, 10, 16, 21, 22, 25	_	Analog power supplie	nalog power supplies, 5-V DC		
+VBD	1, 36	-	Digital power supply f	or bus		

TYPICAL CHARACTERISTICS









INTERNAL REFERENCE VOLTAGE

Figure 1.



SUPPLY CURRENT vs SUPPLY VOLTAGE 44 $T_A = 25^{\circ}C$, 43.8



SUPPLY CURRENT

Figure 3.




Figure 5.

Figure 6.








Figure 7.

INTEGRAL NONLINEARITY VS FREE-AIR TEMPERATURE




Figure 8.

DIFFERENTIAL NONLINEARITY
vs
SUPPLY VOLTAGE




Figure 9.

INTEGRAL NONLINEARITY vs SUPPLY VOLTAGE




Figure 10.

DIFFERENTIAL NONLINEARITY vs REFERENCE VOLTAGE




Figure 11.

INTEGRAL NONLINEARITY vs REFERENCE VOLTAGE




Figure 12.

OFFSET ERROR vs FREE-AIR TEMPERATURE




Figure 13.

OFFSET ERROR vs SUPPLY VOLTAGE




Figure 14.

OFFSET ERROR vs REFERENCE VOLTAGE




Figure 15.






Figure 16.




Figure 17.




Figure 18.

OFFSET ERROR TEMPERATURE DRIFT DISTRIBUTION (25 Samples)




Figure 19.

GAIN ERROR TEMPERATURE DRIFT DISTRIBUTION (25 Samples)




Figure 20.

TOTAL HARMONIC DISTORTION VS REFERENCE VOLTAGE




Figure 21.

SIGNAL-TO-NOISE RATIO VS REFERENCE VOLTAGE




Figure 22.

SIGNAL-TO-NOISE + DISTORTION VS REFERENCE VOLTAGE




Figure 23.

TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE






Figure 24.

Copyright © 2007, Texas Instruments Incorporated









TIMING DIAGRAMS





Figure 31. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Toggling






[†]Signal internal to device

Figure 32. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ Toggling, $\overline{\text{RD}}$ Tied to BDGND





[†]Signal internal to device

Figure 33. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ Tied to BDGND, $\overline{\text{RD}}$ Toggling






Figure 34. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Tied to BDGND - Auto Read






Figure 35. Detailed Timing for Read Cycles



APPLICATION INFORMATION

ADS8471 TO A HIGH PERFORMANCE DSP INTERFACE

Figure 36 shows a parallel interface between the ADS8471 and a Texas instruments high performance DSP such as the TMS320C6713 using the full 16-bit bus. The ADS8471 is mapped onto the $\overline{\text{CE2}}$ memory space of the TMS320C6713 DSP. The read and reset signals are generated by using a 3-to-8 decoder. A read operation from the address 0xA000C000 generates a pulse on the $\overline{\text{RD}}$ pin of the data converter, wheras a read operation form word address 0xA0014000 generates a pulse on the $\overline{\text{RESET/PD1}}$ pin. The $\overline{\text{CE2}}$ signal of the DSP acts as $\overline{\text{CS}}$ (chip select) for the converter. As the TMS320C6713 features a 32-bit external memory interface, the BYTE input of the converter can be tied permanently low, disabling the foldback of the data bus. The BUSY signal of the ADS8471 is appiled to the $\overline{\text{EXT_INT6}}$ interrupt input of the DSP, enabling the EDMA controller to react on the falling edge of this signal and to collect the conversion result. The TOUT1 (timer out 1) pin of the TMS320C6713 is used to source the $\overline{\text{CONVST}}$ signal of the converter.




Figure 36. ADS8471 Application Circuitry




Figure 37. ADS8471 Using Internal Reference



PRINCIPLES OF OPERATION

The ADS8471 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 36 for the application circuit for the ADS8471.

The conversion clock is generated internally. The conversion time of 700 ns is capable of sustaining a 1-MHz throughput.

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8471 can operate with an external reference with a range from 3.0 V to 4.2 V. The reference voltage on the input pin 13 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5040 can be used to drive this pin. A 0.1- μ F decoupling capacitor is required between REFIN and REFM pins (pin 13 and pin 12) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- Ω series resistor and a 0.1- μ F capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.




Figure 38. ADS8471 Using External Reference

The ADS8471 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input is as shown in Figure 39.




Figure 39. Reference Circuit

The REFM input of the ADS8471 should always be shorted to AGND.

A 4.096-V internal reference is included. When internal reference is used, pin 14 (REFOUT) is connected to pin 13 (REFIN) with a 0.1- μ F decoupling capacitor and 1- μ F storage capacitor between pin 14 (REFOUT) and pins 11 and 12 (REFM) (see Figure 37). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 14 (REFOUT) can be left unconnected (floating) if an external reference is used.

Copyright © 2007, Texas Instruments Incorporated



ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is limited between -0.2 V and 0.2 V, allowing the input to reject small signals which are common to both the +IN and -IN inputs. The +IN input has a range of -0.2 V to V_{ref} + 0.2 V. The input span [+IN - (-IN)] is limited to 0 V to V_{ref} .

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8471 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (65 pF) to an 16-bit settling level within the acquisition time (270 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span [+IN - (-IN)] must be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters are used.

Care must be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different settling times. This may result in offset error, gain error, and linearity error which varies with temperature and input voltage.

The analog input to the converter needs to be driven with a low noise, high-speed op-amp like the THS4031. An RC filter is recommended at the input pins to low-pass filter the noise from the source. A series resistor of 20 Ω and a decoupling capacitor of 680 pF is recommended. The input to the converter is a uni-polar input voltage in the range 0 to V_{ref} . The THS4031 can be used in the source follower configuration to drive the converter (see Figure 40).




Figure 40. Unipolar Input Driving Circuit

In systems, where the input is bi-polar, the THS4031 can be used in the inverting configuration with an additional DC bias applied to its + input so as to keep the input to the ADS8471 within its rated operating voltage range (see Figure 41). This configuration is also recommended when the ADS8471 is used in signal processing applications where good SNR and THD performance is required. The DC bias can be derived from the REF3220 or the REF5040 reference voltage ICs. The input configuration shown below is capable of delivering better than 91dB SNR and -100db THD at an input frequency of 100 kHz. In case band-pass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the band-pass filter is small so as to keep the distortion introduced by the filter minimal. In such cases, the gain of the circuit shown below can be increased to keep the input to the ADS8471 large to keep the SNR of the system high. Note that the gain of the system from the + input to the output of the THS4031 in such a configuration is a function of the gain of the AC signal. A resistor divider can be used to scale the output of the REF3220 or REF5040 to reduce the voltage at the DC input to THS4031 to keep the voltage at the input of the converter within its rated operating range.






Figure 41. Bipolar Input Driving Circuit

DIGITAL INTERFACE

Timing and Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8471 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the $\overline{\text{CONVST}}$ pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the $\overline{\text{CONVST}}$ pin can be brought high), while $\overline{\text{CS}}$ is low. The ADS8471 switches from the sample to the hold mode on the falling edge of the $\overline{\text{CONVST}}$ command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high immediately following $\overline{\text{CONVST}}$ going low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when \overline{CS} is tied low or starts with the falling edge of \overline{CS} when BUSY is low.

Both \overline{RD} and \overline{CS} can be high during and before a conversion with one exception (\overline{CS} must be low when \overline{CONVST} goes low to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought low in order to enable the parallel output bus with the conversion.

Reading Data

The ADS8471 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet zone requirement around the falling edge of \overline{CONVST} . This is 50 ns prior to the falling edge of \overline{CONVST} and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of \overline{CS} and \overline{RD} sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.



Table 1. Ideal Input Voltages and Output Codes

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY	
Full scale range	+V _{ref}	DIGITAL OUTFUT STRAI	IGHT BINAKT
Least significant bit (LSB)	+V _{ref} /65536	BINARY CODE	HEX CODE
+Full scale	(+V _{ref}) - 1 LSB	1111 1111 1111 1111	FFFF
Midscale	+V _{ref} /2	1000 0000 0000 0000	8000
Midscale – 1 LSB	+V _{ref} /2 - 1 LSB	0111 1111 1111 1111	7FFF
Zero	0 V	0000 0000 0000 0000	0000

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) appear on pins DB15–DB8.

All of these multiword read operations can be performed with multiple active \overline{RD} (toggling) or with \overline{RD} held low for simplicity. This is referred to as the AUTO READ operation.

Table 2. Conversion Data Read Out

	DATA RE	EAD OUT
BYTE	PINS DB15-DB8	PINS DB7-DB0
High	D7-D0	All One's
Low	D15-D8	D7-D0

RESET

On power-up, internal POWER-ON RESET circuitry generates the reset required for the device. The first three conversions after power-up are used to load factory trimming data for a specific device to assure high accuracy of the converter. The results of the first three conversions are invalid and should be discarded.

The device can also be reset through the use of the combination of \overline{CS} and \overline{CONVST} . Since the BUSY signal is held at high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter.

- Issue a CONVST when CS is low and the internal convert state is high. The falling edge of CONVST starts a reset.
- Issue a \$\overline{\capacita}\$ (select the device) while the internal convert state is high. The falling edge of \$\overline{\capacita}\$ causes a reset.

Once the device is reset, all output latches are cleared (set to zeroes) and the BUSY signal is brought low. A new sampling period is started at the falling edge of the BUSY signal immediately after the instant of the internal reset.



LAYOUT

For optimum performance, care must be taken with the physical layout of the ADS8471 circuitry.

As the ADS8471 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8471 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1-µF capacitor is recommended from pin 13 (REFIN) directly to pin 12 (REFM). REFM and AGND must be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8471 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1- μ F to 10- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 3. Power Supply Decoupling Capacitor Placement

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE		
Pin pairs that require shortest path to decoupling capacitors	(7,8), (9,10), (16,17), (20,21), (22,23), (25,26)	36, 37	
Pins that require no decoupling	24, 26	1,2	

Product Folder Link(s): ADS8471

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ADS8471IBRGZT	Active	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	(4) Call TI	(5) Level-2-260C-1 YEAR	-40 to 85	ADS 8471I B
ADS8471IBRGZT.A	Active	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 8471I B
ADS8471IRGZT	Active	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 8471I
ADS8471IRGZT.A	Active	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 8471I

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025