







ADS131M03-Q1 ZHCSPW1 - AUGUST 2022

# ADS131M03-Q1 汽车类、3 通道、64 kSPS、同步采样、24 位、Δ-Σ ADC

### 1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
  - 温度等级 1: –40°C 至 +125°C, T<sub>Δ</sub>
- 提供功能安全型
  - 有助于进行功能安全系统设计的文档
- 3 同步采样差分输入
- 可编程数据速率高达 64kSPS
- 可编程增益高达 128
- 噪声性能:
  - 当增益为 1.4 kSPS 时,动态范围为 102dB
  - 当增益为 64.4 kSPS 时,动态范围为 80dB
- 总谐波失真:-100dB
- 用于直接传感器连接的高阻抗输入:
  - 当增益为1、2和4时. 输入阻抗为 330kΩ
  - 当增益为8、16、32、64 和 128 时, 输入阻抗≥1MΩ
- 可编程的通道间相位延迟校准:
  - 分辨率 = 244 ns , f<sub>CLKIN</sub> = 8.192 MHz
- 快速启动:电压斜升 0.5 ms 内的第一个数据
- 集成的负电荷泵允许输入信号低于接地值
- 通道间串扰:-120 dB
- 低漂移内部电压基准
- 用于通信和寄存器映射的循环冗余校验器 (CRC)
- 模拟和数字电源: 2.7V 至 3.6V
- 低功耗: 3V AVDD 和 DVDD 下为 3.6mW
- 封装: 20 引脚 TSSOP

### 2 应用

- 汽车电池管理系统 (BMS):
  - 电流分流测量
  - 使用外部电阻分压器实现电压测量
  - 使用热敏电阻或模拟输出温度传感器实现温度测
- 电动汽车充电站:
  - 直流电子计量
  - 交流电子计量
- 能量存储系统 (ESS)

### 3 说明

ADS131M03-Q1 是一款 three 通道、同步采样、 24 位、Δ-Σ 模数转换器 (ADC), 具有宽动态范围和低 功耗,因此非常适合用于汽车电池管理系统 (BMS)。 ADC 输入可以直接连接到分流电阻器以实现双向电池 电流测量,连接到电阻分压器网络以实现高电压测量, 或者连接到温度传感器(例如,热敏电阻或模拟输出温 度传感器)。

可以根据传感器输入独立配置各个 ADC 通道。低噪 声、可编程增益放大器 (PGA) 提供了从 1 到 128 的增 益,用以放大低电平信号。此外,该器件集成了通道间 相位校准、偏移和增益校准寄存器,有助于消除信号链 误差。


该器件集成了低漂移、1.2V 基准,减小了印刷电路板 (PCB) 面积。数据输入、数据输出和寄存器映射中可选 的循环冗余校验 (CRC) 确保了通信完整性。

完整的模拟前端 (AFE) 采用 20 引脚 TSSOP 封装,额 定汽车级温度范围为 -40°C 至 +125°C。

#### 封装信息(1)

器件型号	封装	封装尺寸 ( 标称值 )		
ADS131M03-Q1	TSSOP (20)	6.50mm × 4.40mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版方框图

English Data Sheet: SBASAJ3



# **Table of Contents**

1 特性		
2 应用		
4 Revision History		
5 Pin Configuration and Functions		
6 Specifications4		<mark>7</mark> 1
6.1 Absolute Maximum Ratings4	9.1 Application Information	<mark>7</mark> 1
6.2 ESD Ratings4	9.2 Typical Application	75
6.3 Recommended Operating Conditions5		
6.4 Thermal Information5	9.4 Layout	<mark>78</mark>
6.5 Electrical Characteristics6		
6.6 Timing Requirements		
6.7 Switching Characteristics		
6.8 Timing Diagrams10		
6.9 Typical Characteristics11		
7 Parameter Measurement Information16		
7.1 Noise Measurements16		
8 Detailed Description         17           8.1 Overview         17	11 Mechanical, Packaging, and Orderable	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
August 2022	*	Initial Release



# **5 Pin Configuration and Functions**




图 5-1. PW Package, 20-Pin TSSOP (Top View)

表 5-1. Pin Functions

F	PIN	1/0	DESCRIPTION <sup>(1)</sup>		
NAME	NO.	- I/O	DESCRIPTION		
AGND	2	Supply	Analog ground		
AIN0N	4	Analog input	Negative analog input 0		
AIN0P	3	Analog input	Positive analog input 0		
AIN1N	5	Analog input	Negative analog input 1		
AIN1P	6	Analog input	Positive analog input 1		
AIN2N	8	Analog input	Negative analog input 2		
AIN2P	7	Analog input	Positive analog input 2		
AVDD	1	Supply	Analog supply. Connect a 1-µF capacitor to AGND.		
CAP	18	Analog output	Digital low-dropout (LDO) regulator output. Connect a 220-nF capacitor to DGND.		
CLKIN	17	Digital input	Main clock input		
CS	12	Digital input	Chip select; active low		
DGND	19	Supply	Digital ground		
DIN	16	Digital input	Serial data input		
DOUT	15	Digital output	Serial data output		
DRDY	13	Digital output	Data ready; active low		
DVDD	20	Supply	Digital I/O supply. Connect a 1-µF capacitor to DGND.		
NC	9, 10	_	Leave unconnected or connect to AGND		
SCLK	14	Digital input	Serial data clock		
SYNC/RESET	11	Digital input	Conversion synchronization or system reset; active low		

<sup>(1)</sup> See the *Unused Inputs and Outputs* section for details on how to connect unused pins.



## **6 Specifications**

# 6.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
	AVDD to AGND	-0.3	3.9	
	AGND to DGND	-0.3	0.3	
Power-supply voltage	DVDD to DGND	-0.3	3.9	
	DVDD to DGND, CAP tied to DVDD	-0.3	2.2	V
	CAP to DGND	-0.3	2.2	
Analog input voltage	AINxP, AINxN	AGND – 1.6	AVDD + 0.3	
Digital input voltage	CS, CLKIN, DIN, SCLK, SYNC/RESET	DGND - 0.3	DVDD + 0.3	
Input current	Continuous, all pins except power-supply pins	-10	10	mA
Tomporatura	Junction, T <sub>J</sub>		150	°C
Temperature	Storage, T <sub>stg</sub>	-60	150	C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2	±2000	V	
	Char	Charged-device model (CDM),	Corner pins	±750	V
		per AEC Q100-011 CDM ESD classification level C4B	All other non-corner pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
POWER	R SUPPLY						
		AVDD to AGND, normal operating modes	2.7	3.0	3.6		
	Analog power supply	AVDD to AGND, standby and current-detect modes	2.4	3.0	3.6	V	
		AGND to DGND	-0.3	0	0.3		
		DVDD to DGND	2.7	3.0	3.6		
	Digital power supply	DVDD to DGND, DVDD shorted to CAP (digital LDO bypassed)	1.65	1.8	2	V	
ANALO	OG INPUTS <sup>(1)</sup>						
V <sub>AINxP</sub> ,	Absolute input voltage	Gain = 1, 2, or 4	AGND – 1.3		AVDD	V	
$V_{AINxN}$	Absolute iliput voltage	Gain = 8, 16, 32, 64 or 128	AGND – 1.3 AVDD –	AVDD – 1.8	v		
V <sub>IN</sub>	Differential input voltage	V <sub>IN</sub> = V <sub>AINxP</sub> - V <sub>AINxN</sub>	–V <sub>REF</sub> / Gain		V <sub>REF</sub> / Gain	V	
EXTER	NAL CLOCK SOURCE						
		High-resolution mode	0.3	8.192	8.4		
f <sub>CLKIN</sub>	External clock frequency	Low-power mode	0.3	4.096	4.15	MHz	
		Very-low-power mode	0.3	2.048	2.08		
	Duty cycle		40%	50%	60%		
DIGITA	L INPUTS				'		
	Input voltage		DGND		DVDD	V	
TEMPE	RATURE RANGE		•		'		
T <sub>A</sub>	Operating ambient tempera	ture	-40		125	°C	

<sup>(1)</sup> The subscript "x" signifies the channel. For example, the positive analog input to channel 0 is named AIN0P. See the *Pin Configuration and Functions* section for the pin names.

### **6.4 Thermal Information**

		ADS131M03-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	46.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### **6.5 Electrical Characteristics**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at AVDD = 3 V, DVDD = 3 V,  $f_{\text{CLKIN}} = 8.192$  MHz, data rate = 4 kSPS, all channels enabled, global-chop mode disabled and gain = 1 (unless otherwise noted)

	isabled and gain = 1 (unless  PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUTS	12011011111111111					
		Gain = 1, 2, or 4, V <sub>INP</sub> = V <sub>INN</sub> = 0 V,					
	Input bias current	I <sub>B</sub> = (I <sub>BP</sub> + I <sub>BN</sub> ) / 2		0.6			
I <sub>B</sub>	Input bias current	Gain = 8, 16, 32, 64 or 128, V <sub>INP</sub> = V <sub>INN</sub> = 0 V, I <sub>B</sub> = (I <sub>BP</sub> + I <sub>BN</sub> ) / 2		0.2		μΑ	
7	Differential input impedance	Gain = 1, 2, or 4		300		kΩ	
Z <sub>in</sub>	Differential input impedance	Gain = 8, 16, 32, 64, or 128		±1 <sup>(1)</sup>		μA/V	
ADC CH	HARACTERISTICS						
	Resolution		24			Bits	
	Gain settings		1, 2, 4, 8,	16, 32, 64, 128			
		High-resolution mode, f <sub>CLKIN</sub> = 8.192 MHz	250		64k		
f <sub>DATA</sub>	Data rate	Low-power mode, f <sub>CLKIN</sub> = 4.096 MHz	125		32k	SPS	
		Very-low-power mode, f <sub>CLKIN</sub> = 2.048 MHz	62.5		16k		
	Startup time	Measured from supplies at 90% to first DRDY falling edge		0.5		ms	
ADC PE	ERFORMANCE						
INL	Integral nonlinearity (best fit)			6		ppm of FSR	
				±175			
	Offset error (input referred)	Global-chop mode, channel 0		±35		μV	
		Global-chop mode, channels 1-3		±15			
Ot	000 + 1:00			300		21/100	
	Offset drift	Global-chop mode		200		nV/°C	
	Offset error time drift	1000 hours at 85°C		4		μV	
	Gain error			±0.1%			
	0 1 115			1			
	Gain drift	Including internal reference		8.5		ppm/°C	
	Gain error time drift	1000 hours at 85°C		400		ppm	
	Common-mode rejection	At dc		100			
CMRR	ratio	f <sub>CM</sub> = 50 Hz or 60 Hz		94		dB	
		AVDD at dc		75			
		DVDD at dc		88			
PSRR	Power-supply rejection ratio	AVDD supply, f <sub>PS</sub> = 50 Hz or 60 Hz		78		dB	
		DVDD supply, f <sub>PS</sub> = 50 Hz or 60 Hz		85			
				5.35		μV <sub>RMS</sub>	
	Input-referred noise	During fast-startup		1.5		mV <sub>RMS</sub>	
		Gain = 1	99	102			
	Dynamic range	Gain = 64 80			dB		
, °	All other gain settings	See	 e 表 7-1				
	Crosstalk	f <sub>IN</sub> = 50 Hz or 60 Hz		-120		dB	
		f <sub>IN</sub> = 50 Hz or 60 Hz, gain = 1, V <sub>IN</sub> = –0.5 dBFS, normalized		100			
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 50 Hz or 60 Hz, gain = 64, V <sub>IN</sub> = –0.5 dBFS, normalized		79		dB	



### **6.5 Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at AVDD = 3 V, DVDD = 3 V,  $f_{\text{CLKIN}} = 8.192$  MHz, data rate = 4 kSPS, all channels enabled, global-chop mode disabled and gain = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD	Total harmonic distortion	$f_{\rm IN}$ = 50 Hz or 60 Hz (up to 50 harmonics), $V_{\rm IN}$ = -0.5 dBFS		-100		dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}}$ = 50 Hz or 60 Hz (up to 50 harmonics), $V_{\text{IN}}$ = -0.5 dBFS		105		dB
INTERN	NAL VOLTAGE REFERENCE					
V <sub>REF</sub>	Internal reference voltage			1.2		V
	Accuracy	T <sub>A</sub> = 25°C		±0.1%		
	Temperature drift			7.5	20	ppm/°C
DIGITA	L INPUTS/OUTPUTS					
V <sub>IL</sub>	Logic input level, low		DGND		0.2 DVDD	V
V <sub>IH</sub>	Logic input level, high		0.8 DVDD		DVDD	V
V <sub>OL</sub>	Logic output level, low	I <sub>OL</sub> = -1 mA			0.2 DVDD	V
V <sub>OH</sub>	Logic output level, high	I <sub>OH</sub> = 1 mA	0.8 DVDD			V
I <sub>IN</sub>	Input current	DGND < V <sub>Digital Input</sub> < DVDD	-1		1	μΑ
POWER	RSUPPLY	,				
DIGITAL V <sub>IL</sub> V <sub>IH</sub> V <sub>OL</sub> VOH I <sub>IN</sub> POWER		High-resolution mode		2.7	3.2	mΛ
		Low-power mode		1.5	1.7	
	Analog supply current	Very-low-power mode		0.8	0.97	mA
		Current-detect mode		0.78		
		Standby mode		0.3		μA
		High-resolution mode		0.3	0.4	
		Low-power mode		0.16	0.21	
$I_{DVDD}$	Digital supply current <sup>(2)</sup>	Very-low-power mode		0.09	0.15	mA
		Current-detect mode		0.06		
		Standby mode		1		μΑ
		High-resolution mode		9		
		Low-power mode		5		ma\A/
$P_D$	Power dissipation	Very-low-power mode		2.7		mW
		Current-detect mode		2.5		
V <sub>IL</sub> V <sub>IH</sub> V <sub>OL</sub> VOH IN POWER		Standby mode		3.9		μW

<sup>(1)</sup> Specified in μΑ/V because current can flow either into or out of the input pin.

<sup>(2)</sup> Currents measured with SPI idle.



### 6.6 Timing Requirements

over operating ambient temperature range, DOUT load: 20 pF  $\parallel$  100 k $\Omega$  (unless otherwise noted)

		MIN	MAX	UNIT
1.65 V ≤ DVDD ≤ 2.0 V           I <sub>M(CLH)</sub> Pulse duration, CLKIN high         49           I <sub>M(CLL)</sub> Pulse duration, CLKIN low         49           I <sub>M(SCL)</sub> Pulse duration, CLKIN low         49           I <sub>M(SCL)</sub> Pulse duration, SCLK high         32           I <sub>M(SCL)</sub> Pulse duration, SCLK high         32           I <sub>M(SCS)</sub> Delay time, first SCLK rising edge after CS falling edge         16           I <sub>M(SCS)</sub> Delay time, CS rising edge after final SCLK falling edge         10           I <sub>M(SCS)</sub> Delay time, CS rising edge after final SCLK falling edge         5           I <sub>M(D)</sub> Setup time, DIN valid before SCLK falling edge         5           I <sub>M(D)</sub> Hold time, DIN valid after SCLK falling edge         8           I <sub>M(SCL)</sub> Pulse duration, SYNC/RESET low to generate device reset         2048         1c           I <sub>M(SVL)</sub> Pulse duration, SYNC/RESET valid before CLKIN rising edge         10         2047         1c           I <sub>M(SVL)</sub> Pulse duration, CLKIN high         49         49         49         49         40         40         40         40         40         40         40         40         40         40         40         40         40				
t <sub>w(CLH)</sub>	Pulse duration, CLKIN high	49		ns
t <sub>w(CLL)</sub>	Pulse duration, CLKIN low	49		ns
t <sub>c(SC)</sub>	SCLK period	64		ns
t <sub>w(SCL)</sub>	Pulse duration, SCLK low	32		ns
t <sub>w(SCH)</sub>	Pulse duration, SCLK high	32		ns
t <sub>d(CSSC)</sub>	Delay time, first SCLK rising edge after $\overline{\text{CS}}$ falling edge	16		ns
t <sub>d(SCCS)</sub>	Delay time, $\overline{\text{CS}}$ rising edge after final SCLK falling edge	10		ns
t <sub>w(CSH)</sub>	Pulse duration, CS high	20		ns
t <sub>su(DI)</sub>	Setup time, DIN valid before SCLK falling egde	5		ns
t <sub>h(DI)</sub>	Hold time, DIN valid after SCLK falling edge	8		ns
t <sub>w(RSL)</sub>	Pulse duration, SYNC/RESET low to generate device reset	2048		t <sub>CLKIN</sub>
t <sub>w(SYL)</sub>	Pulse duration, SYNC/RESET low for synchronization	1	2047	t <sub>CLKIN</sub>
t <sub>su(SY)</sub>	Setup time, SYNC/RESET valid before CLKIN rising edge	10		ns
2.7 V ≤ D	VDD ≤ 3.6 V	'		
t <sub>w(CLL)</sub>	Pulse duration, CLKIN low	49		ns
t <sub>w(CLH)</sub>	Pulse duration, CLKIN high	49		ns
t <sub>c(SC)</sub>	SCLK period	40		ns
t <sub>w(SCL)</sub>	Pulse duration, SCLK low	20		ns
t <sub>w(SCH)</sub>	Pulse duration, SCLK high	20		ns
t <sub>d(CSSC)</sub>	Delay time, first SCLK rising edge after $\overline{\text{CS}}$ falling edge	16		ns
t <sub>d(SCCS)</sub>	Delay time, $\overline{\text{CS}}$ rising edge after final SCLK falling edge	10		ns
t <sub>w(CSH)</sub>	Pulse duration, CS high	15		ns
t <sub>su(DI)</sub>	Setup time, DIN valid before SCLK falling egde	5		ns
t <sub>h(DI)</sub>	Hold time, DIN valid after SCLK falling edge	8		ns
t <sub>w(RSL)</sub>	Pulse duration, SYNC/RESET low to generate device reset	2048		t <sub>CLKIN</sub>
t <sub>w(SYL)</sub>	Pulse duration, SYNC/RESET low for synchronization	1	2047	t <sub>CLKIN</sub>
t <sub>su(SY)</sub>	Setup time, SYNC/RESET valid before CLKIN rising edge	10		ns

# **6.7 Switching Characteristics**

over operating ambient temperature range, DOUT load: 20 pF || 100 k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.65 V ≤	DVDD ≤ 2.0 V				'	
t <sub>p(CSDO)</sub>	Propagation delay time, $\overline{\text{CS}}$ falling edge to DOUT driven				50	ns
t <sub>p(SCDO)</sub>	Progapation delay time, SCLK rising edge to valid new DOUT				32	ns
t <sub>p(CSDOZ)</sub>	Propagation delay time, $\overline{\text{CS}}$ rising edge to DOUT high impedance				75	ns
t <sub>w(DRH)</sub>	Pulse duration, DRDY high			4		t <sub>CLKIN</sub>
t <sub>w(DRL)</sub>	Pulse duration, DRDY low			4		t <sub>CLKIN</sub>
	SPI timeout		32768			t <sub>CLKIN</sub>
t <sub>POR</sub>	Power-on-reset time	Measured from supplies at 90% to first DRDY rising edge		250		μs
t <sub>REGACQ</sub>	Register default acquisition time			5		μs


# **6.7 Switching Characteristics (continued)**

over operating ambient temperature range, DOUT load: 20 pF  $\parallel$  100 k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2.7 V ≤ D	VDD ≤ 3.6 V					
t <sub>p(CSDO)</sub>	Propagation delay time, $\overline{\text{CS}}$ falling edge to DOUT driven				50	ns
t <sub>p(SCDO)</sub>	Progapation delay time, SCLK rising edge to valid new DOUT				20	ns
t <sub>p(CSDOZ)</sub>	Propagation delay time, $\overline{\text{CS}}$ rising edge to DOUT high impedance				75	ns
t <sub>w(DRH)</sub>	Pulse duration, DRDY high			4		t <sub>CLKIN</sub>
t <sub>w(DRL)</sub>	Pulse duration, DRDY low			4		t <sub>CLKIN</sub>
	SPI timeout		32768			t <sub>CLKIN</sub>
t <sub>POR</sub>	Power-on-reset time	Measured from supplies at 90% to first DRDY rising edge		250		μs
t <sub>REGACQ</sub>	Register default acquisition time			5		μs



## **6.8 Timing Diagrams**



NOTE: SPI settings are CPOL = 0 and CPHA = 1.  $\overline{\text{CS}}$  transitions must take place when SCLK is low.

### 图 6-1. SPI Timing Diagram




图 6-2. SYNC/RESET Timing Requirements






图 6-3. Power-On-Reset Timing





### 6.9 Typical Characteristics



















### 7 Parameter Measurement Information

#### 7.1 Noise Measurements

Adjust the data rate and gain to optimize the ADS131M03-Q1 noise performance. When averaging is increased by reducing the data rate, noise drops correspondingly. 表 7-1 summarizes the ADS131M03-Q1 noise performance using the 1.2-V internal reference and a 3.0-V analog power supply. The data are representative of typical noise performance at  $T_A$  = 25°C when  $f_{CLKIN}$  = 8.192 MHz. The modulator clock frequency  $f_{MOD}$  is equal to  $f_{CLKIN}$  / 2. The data shown are typical input-referred noise results with the analog inputs shorted together and taking an average of multiple readings across all channels. A minimum 1 second of consecutive readings are used to calculate the RMS. 表 7-2 shows the dynamic range and effective resolution calculated from the noise data. 方程式 1 calculates dynamic range. 方程式 2 calculates effective resolution. In each case,  $V_{REF}$  corresponds to the internal 1.2-V reference. In global-chop mode, noise is improved by a factor of  $\sqrt{2}$ .

The noise performance scales with the OSR and gain settings, but is independent from the configured power mode. Thus, the device exhibits the same noise performance in different power modes when selecting the same OSR and gain settings. However, the data rate at the OSR settings scales based on the applied clock frequency for the different power modes.

Dynamic Range = 
$$20 \times log \left( \frac{V_{REF}}{\sqrt{2} \times Gain \times V_{RMS}} \right)$$
 (1)

Effective Resolution = 
$$log_2 \left( \frac{2 \times V_{REF}}{Gain \times V_{RMS}} \right)$$
 (2)

表 7-1. Noise ( $\mu V_{RMS}$ ) at  $T_{\Delta} = 25^{\circ}C$ 

	<b>3</b> γ-1. Noise (μν κμς) at 1 μ = 25 σ								
OSR	DATA RATE (kSPS),	RATE (kSPS),					GAIN		
OSK	f <sub>CLKIN</sub> = 8.192 MHz	1	2	4	8	16	32	64	128
16384	0.25	1.90	1.69	1.56	0.95	0.64	0.42	0.42	0.42
8192	0.5	2.39	2.13	2.13	1.29	0.86	0.57	0.57	0.57
4096	1	3.38	2.99	2.88	1.74	1.17	0.77	0.77	0.77
2048	2	4.25	3.91	3.79	2.27	1.52	1.00	1.00	1.00
1024	4	5.35	4.68	4.52	2.70	1.82	1.20	1.20	1.20
512	8	7.56	6.62	6.37	3.82	2.55	1.69	1.69	1.69
256	16	10.68	9.56	9.09	5.42	3.63	2.39	2.39	2.40
128	32	21.31	15.26	13.52	7.89	5.21	3.41	3.42	3.42
64	64	75.34	41.63	26.84	14.59	8.9	5.57	5.58	5.58

表 7-2. Dynamic Range (Effective Resolution) at  $T_A$  = 25°C

OSR	DATA RATE (kSPS),	GAIN							
OSK	f <sub>CLKIN</sub> = 8.192 MHz	1	2	4	8	16	32	64	128
16384	0.25	113 (20.3)	108 (19.4)	103 (18.6)	101 (18.3)	98 (17.8)	96 (17.5)	90 (16.5)	84 (15.4)
8192	0.5	111 (19.9)	106 (19.1)	100 (18.1)	98 (17.8)	96 (17.4)	93 (17.0)	87 (16.0)	81 (15.0)
4096	1	108 (19.4)	103 (18.6)	97 (17.7)	96 (17.4)	93 (17.0)	91 (16.6)	85 (15.6)	79 (14.6)
2048	2	106 (19.1)	101 (18.2)	95 (17.3)	93 (17.0)	91 (16.6)	88 (16.2)	82 (15.2)	76 (14.2)
1024	4	104 (18.8)	99 (18.0)	93 (17.0)	92 (16.8)	89 (16.3)	87 (15.9)	81 (14.9)	75 (13.9)
512	8	101 (18.3)	96 (17.5)	90 (16.5)	89 (16.3)	86 (15.8)	84 (15.4)	78 (14.4)	72 (13.4)
256	16	98 (17.8)	93 (16.9)	87 (16.0)	86 (15.8)	83 (15.3)	81 (14.9)	75 (13.9)	69 (12.9)
128	32	92 (16.8)	89 (16.3)	84 (15.4)	83 (15.2)	80 (14.8)	78 (14.4)	72 (13.4)	65 (12.4)
64	64	81 (15.0)	80 (14.8)	78 (14.4)	77 (14.3)	75 (14.0)	74 (13.7)	68 (12.7)	62 (11.7)

# 8 Detailed Description

### 8.1 Overview


The ADS131M03-Q1 is a low-power, three-channel, simultaneous-sampling, 24-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC) with a low-drift internal reference voltage. The dynamic range, size, feature set, and power consumption are optimized for cost-sensitive applications requiring simultaneous-sampling.

The ADS131M03-Q1 requires both analog and digital supplies. The analog power supply (AVDD – AGND) can operate between 2.7 V and 3.6 V. An integrated negative charge pump allows absolute input voltages as low as 1.3 V below AGND, which enables measurements of input signals varying around ground with a single-ended power supply. The digital power supply (DVDD – DGND) accepts both 1.8-V and 3.3-V supplies. The device features a programmable gain amplifier (PGA) with gains up to 128. An integrated input precharge buffer enabled at gains greater than 4 ensures high input impedance at high PGA gain settings. The ADC receives the reference voltage from an integrated 1.2-V reference. The device allows differential input voltages as large as the reference. Three power-scaling modes allow designers to trade power consumption for ADC dynamic range.

Each channel on the ADS131M03-Q1 contains a digital decimation filter that demodulates the output of the  $\Delta\Sigma$  modulators. The filter enables data rates as high as 32 kSPS per channel in high-resolution mode. The relative phase of the samples can be configured between channels, thus enabling an accurate compensation for the sensor phase response. Offset and gain calibration registers can be programmed to automatically adjust output samples for measured offset and gain errors. The *Functional Block Diagram* provides a detailed diagram of the ADS131M03-Q1.

The device communicates via a serial programming interface (SPI)-compatible interface. Several SPI commands and internal registers control the operation of the ADS131M03-Q1. Other devices can be added to the same SPI bus by adding discrete  $\overline{CS}$  control lines. The  $\overline{SYNC}/\overline{RESET}$  pin can be used to synchronize conversions between multiple ADS131M03-Q1 devices as well as to maintain synchronization with external events.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Input ESD Protection Circuitry

Basic electrostatic discharge (ESD) circuitry protects the ADS131M03-Q1 inputs from ESD and overvoltage events in conjunction with external circuits and assemblies. 88-1 depicts a simplified representation of the ESD circuit. The protection for input voltages exceeding AVDD can be modeled as a simple diode.




图 8-1. Input ESD Protection Circuitry

The ADS131M03-Q1 has an integrated negative charge pump that allows for input voltages below AGND with a unipolar supply. Consequently, shunt diodes between the inputs and AGND cannot be used to clamp excessive negative input voltages. Instead, the same diode that clamps overvoltage is used to clamp undervoltage at the reverse breakdown voltage. Take care to prevent input voltages or currents from exceeding the limits provided in the *Absolute Maximum Ratings* table.

### 8.3.2 Input Multiplexer

Each channel of the ADS131M03-Q1 has a dedicated input multiplexer. The multiplexer controls which signals are routed to the ADC channels. Configure the input multiplexer using the MUXn[1:0] bits in the CHn\_CFG register. The input multiplexer allows the following inputs to be connected to the ADC channel:

- · The analog input pins corresponding to the given channel
- AGND, which is helpful for offset calibration
- · Positive DC test signal
- Negative DC test signal

See the *Internal Test Signals* section for more information about the test signals. 

■ 8-2 shows a diagram of the input multiplexer on the ADS131M03-Q1.




图 8-2. Input Multiplexer



### 8.3.3 Programmable Gain Amplifier (PGA)

Each channel of the ADS131M03-Q1 features an integrated programmable gain amplifier (PGA) that provides gains of 1, 2, 4, 8, 16, 32, 64, and 128. The gains for all channels are individually controlled by the PGAGAINn bits for each channel in the GAIN1 register.

Varying the PGA gain scales the differential full-scale input voltage range (FSR) of the ADC. 方程式 3 describes the relationship between FSR and gain. 方程式 3 uses the internal reference voltage, 1.2 V, as the scaling factor without accounting for gain error caused by tolerance in the reference voltage.

$$FSR = \pm 1.2 \text{ V/ Gain}$$
 (3)

表 8-1 shows the corresponding full-scale ranges for each gain setting.

表 8-1. Full-Scale Range				
GAIN SETTING	FSR			
1	±1.2 V			
2	±600 mV			
4	±300 mV			
8	±150 mV			
16	±75 mV			
32	±37.5 mV			
64	±18.75 mV			
128	±9.375 mV			

The input impedance of the PGA dominates the input impedance characteristics of the ADS131M03-Q1. The PGA input impedance for gain settings up to 4 behaves according to 方程式 4 without accounting for device tolerance and change over temperature. Minimize the output impedance of the circuit that drives the ADS131M03-Q1 inputs to obtain the best possible gain error, INL, and distortion performance.

$$330 \text{ k}\Omega \times 4.096 \text{ MHz} / \text{f}_{\text{MOD}} \tag{4}$$

#### where:

•  $f_{MOD}$  is the  $\Delta\Sigma$  modulator frequency,  $f_{CLKIN}$  / 2

The device uses an input precharge buffer for PGA gain settings of 8 and higher. The input impedance at these gain settings is very high. Specifying the input bias current for these gain settings is therefore more useful. A plot of input bias current for the high gain settings is provided in \bigsec 6-5.

#### 8.3.4 Voltage Reference

The ADS131M03-Q1 uses an internally generated, low-drift, band-gap voltage to supply the reference for the ADC. The reference has a nominal voltage of 1.2 V, allowing the differential input voltage to swing from -1.2 V to 1.2 V. The reference circuitry starts up very quickly to accommodate the fast start-up feature of this device. The device waits until after the reference circuitry is fully settled before generating conversion data.

### 8.3.5 Clocking and Power Modes

An LVCMOS clock must be provided at the CLKIN pin continuously when the ADS131M03-Q1 is running in normal operation. The frequency of the clock can be scaled in conjunction with the power mode to provide a tradeoff between power consumption and dynamic range.

The PWR[1:0] bits in the CLOCK register allow the device to be configured in one of three power modes: high-resolution (HR) mode, low-power (LP) mode, and very low-power (VLP) mode. Changing the PWR[1:0] bits scales the internal bias currents to achieve the expected power levels. The external clock frequency must follow the guidance provided in the Recommended Operating Conditions table corresponding to the intended power mode in order for the device to perform according to the specification.



#### 8.3.6 ΔΣ Modulator

The ADS131M03-Q1 uses a delta-sigma ( $\Delta\Sigma$ ) modulator to convert the analog input voltage to a one's density modulated digital bit-stream. The  $\Delta\Sigma$  modulator oversamples the input voltage at a frequency many times greater than the output data rate. The modulator frequency,  $f_{MOD}$ , of the ADS131M03-Q1 is equal to half the controller clock frequency, that is,  $f_{MOD}$  =  $f_{CLKIN}$  / 2.

The output of the modulator is fed back to the modulator input through a digital-to-analog converter (DAC) as a means of error correction. This feedback mechanism shapes the modulator quantization noise in the frequency domain to make the noise more dense at higher frequencies and less dense in the band of interest. The digital decimation filter following the  $\Delta\Sigma$  modulator significantly attenuates the out-of-band modulator quantization noise, allowing the device to provide excellent dynamic range.

#### 8.3.7 Digital Filter

The  $\Delta\Sigma$  modulator bitstream feeds into a digital filter. The digital filter is a linear phase, finite impulse response (FIR), low-pass sinc-type filter that attenuates the out-of-band quantization noise of the  $\Delta\Sigma$  modulator. The digital filter demodulates the output of the  $\Delta\Sigma$  modulator by averaging. The data passing through the filter is decimated and downsampled, to reduce the rate at which data come out of the modulator ( $f_{MOD}$ ) to the output data rate ( $f_{DATA}$ ). The decimation factor is defined as per 方程式 5 and is called the *oversampling ratio* (*OSR*).

$$OSR = f_{MOD} / f_{DATA}$$
 (5)

The OSR is configurable and set by the OSR[2:0] bits in the CLOCK register. In addition, the TBM bit in the CLOCK registers can be used to enable an even lower OSR setting of 64 for highest speed application. There are nine OSR settings in the ADS131M03-Q1, allowing nine different data rate settings for any given controller clock frequency. 表 8-2 lists the OSR settings and their corresponding output data rates for the nominal CLKIN frequencies mentioned.

The OSR determines the amount of averaging of the modulator output in the digital filter and therefore also the filter bandwidth. The filter bandwidth directly affects the noise performance of the ADC because lower bandwidth results in lower noise whereas higher bandwidth results in higher noise. See 表 7-1 for the noise specifications for various OSR settings.



表 8-2. OSR Settings and Data Rates for Nominal Controller Clock Frequencies

POWER MODE	NOMINAL CONTROLLER CLOCK FREQUENCY	f <sub>MOD</sub>	OSR	OUTPUT DATA RATE
			64	64 kSPS
			128	32 kSPS
			256	16 kSPS
			512	8 kSPS
HR	8.192 MHz	4.096 MHz	1024	4 kSPS
			2048	2 kSPS
			4096	1 kSPS
			8192	500 SPS
			16384	250 SPS
	4.096 MHz	2.048 MHz	64	32 kSPS
			128	16 kSPS
			256	8 kSPS
			512	4 kSPS
LP			1024	2 kSPS
			2048	1 kSPS
			4096	500 SPS
			8192	250 SPS
			16384	125 SPS
			64	16 kSPS
			128	8 kSPS
			256	4 kSPS
			512	2 kSPS
VLP	2.048 MHz	1.024 MHz	1024	1 kSPS
			2048	500 SPS
			4096	250 SPS
			8192	125 SPS
			16384	62.5 SPS

### 8.3.7.1 Digital Filter Implementation

■ 8-3 shows the digital filter implementation of the ADS131M03-Q1. The modulator bit-stream feeds two parallel filter paths, a sinc³ filter, and a fast-settling filter path.




图 8-3. Digital Filter Implementation

#### 8.3.7.1.1 Fast-Settling Filter

At power-up or after a device reset, the ADS131M03-Q1 selects the fast-settling filter to allow for settled output data generation with minimal latency. The fast-settling filter has the characteristic of a first-order sinc filter (sinc1). After two conversions, the device switches to and remains in the sinc<sup>3</sup> filter path until the next time the device is reset or powered cycled.

The fast-settling filter exhibits wider bandwidth and less stop-band attenuation than the sinc<sup>3</sup> filter. Consequently, the noise performance when using the fast-settling filter is not as high as with the sinc<sup>3</sup> filter. The first two samples available from the ADS131M03-Q1 after a supply ramp or reset have the noise performance and frequency response corresponding to the fast-settling filter as specified in the Electrical Characteristics table in the Specifications section, whereas subsequent samples have the noise performance and frequency response consistent with the sinc<sup>3</sup> filter. See the section for more details regarding the fast start-up capabilities of the ADS131M03-Q1.

#### 8.3.7.1.2 SINC3 and SINC3 + SINC1 Filter

The ADS131M03-Q1 selects the sinc<sup>3</sup> filter path two conversion after power-up or device reset. For OSR settings of 64 to 1024 the sinc<sup>3</sup> filter output directly feeds into the global-chop and calibration logic. For OSR settings of 2048 and higher the sinc<sup>3</sup> filter is followed by a sinc<sup>1</sup> filter. As shown in 表 8-3, the sinc<sup>3</sup> filter operates at a fixed OSR of 1024 in this case while the sinc<sup>1</sup> filter implements the additional OSRs of 2 to 16. That means when an OSR of 4096 (for example) is selected, the sinc<sup>3</sup> filter operates at an OSR of 1024 and the sinc<sup>1</sup> filter at an OSR of 4.

The filter has infinite attenuation at integer multiples of the data rate except for integer multiples of f<sub>MOD</sub>. Like all digital filters, the digital filter response of the ADS131M03-Q1 repeats at integer multiples of the modulator frequency, f<sub>MOD</sub>. The data rate and filter notch frequencies scale with f<sub>MOD</sub>.

When possible, plan frequencies for unrelated periodic processes in the application for integer multiples of the data rate such that any parasitic effect they have on data acquisition is effectively canceled by the notches of the digital filter. Avoid frequencies near integer multiples of f<sub>MOD</sub> whenever possible because tones in these bands can alias to the band of interest.

The sinc<sup>3</sup> and sinc<sup>3</sup> + sinc<sup>1</sup> filters for a given channel require time to settle after a channel is enabled, the channel multiplexer or gain setting is changed, or a resynchronization event occurs. See the Synchronization section for more details on resynchronization. 表 8-3 lists the settling times of the sinc<sup>3</sup> and sinc<sup>3</sup> + sinc<sup>1</sup> filters for each OSR setting. The ADS131M03-Q1 does not gate unsettled data. Therefore, the host must account for the filter settling time and disregard unsettled data if any are read. The data at the next DRDY falling edge after the filter settling time listed in 表 8-3 has expired can be considered fully settled.

OSR (OVERALL)	OSR (SINC <sup>3</sup> )	OSR (SINC1)	SETTLING TIME (t <sub>CLKIN</sub> )
64	64	N/A	728
128	128	N/A	856
256	256	N/A	1112
512	512	N/A	1624
1024	1024	N/A	2648
2048	1024	2	4696
4096	1024	4	8792
8192	1024	8	16984
16384	1024	16	33368

表 8-3. Digital Filter Start-Up Times After Power-Up or Resynchronization



#### 8.3.7.2 Digital Filter Characteristic

方程式 6 calculates the z-domain transfer function of a sinc3 filter that is used for OSRs of 1024 and lower.

$$|H(z)| = \left| \frac{1 - Z^{-N}}{N(1 - Z^{-1})} \right|^{3}$$
 (6)


where N is the OSR.

方程式 7 calculates the transfer function of a sinc3 filter in terms of the continuous-time frequency parameter f.

$$H(f) = \left| \frac{\sin \left( \frac{N\pi f}{f_{MOD}} \right)}{N \times \sin \left( \frac{\pi f}{f_{MOD}} \right)} \right|^{3}$$
(7)

where N is the OSR.

图 8-4 and 图 8-5 show the digital filter response of the fast-settling filter and the sinc<sup>3</sup> filter for OSRs of 1024 and lower. 图 8-6 and 图 8-7 show the digital filter response of the sinc<sup>3</sup> + sinc<sup>1</sup> filter for an OSR of 4096.



#### 8.3.8 DC Block Filter

The ADS131M03-Q1 includes an optional high-pass filter to eliminate any systematic offset or low-frequency noise. The filter is enabled by writing any value in the DCBLOCK[3:0] bits in the CD\_TH\_LSB register besides 0h. The DC block filter can be enabled and disabled on a channel-by-channel basis by the DCBLKn DIS bit in the CHn CFG register for each respective channel.

8 8-8 shows the topology of the DC block filter. Coefficient a represents a register configurable value that configures the cutoff frequency of the filter. The cutoff frequency is configured using the DCBLOCK[3:0] bits in the CD TH LSB register. 表 8-4 describes the characteristics of the filter for various DCBLOCK[3:0] settings. The data provided in 表 8-4 is provided for an 8.192-MHz CLKIN frequency and a 4-kSPS data rate. The frequency response of the filter response scales directly with the frequency of CLKIN and the data rate.




图 8-8. DC Block Filter Topology

表 8-4. DC Block Filter Characteristics

DCDI OCKIO OI	- COFFFICIENT	-3-dB	B PASS-BAND ATTENUATIO		SETTLING TI	ME (Samples)
DCBLOCK[3:0]	a COEFFICIENT	CORNER <sup>(1)</sup>	50 Hz	60 Hz	SETTLED >99%	FULLY SETTLED
0h			DC bloc	k filter disabled		
1h	1/4	181 Hz	11.5 dB	10.1 dB	17	88
2h	1/8	84.8 Hz	5.89 dB	4.77 dB	36	187
3h	1/16	41.1 Hz	2.24 dB	1.67 dB	72	387
4h	1/32	20.2 Hz	657 mdB	466 mdB	146	786
5h	1/64	10.0 Hz	171 mdB	119 mdB	293	1585
6h	1/128	4.99 Hz	43.1 mdB	29.9 mdB	588	3182
7h	1/256	2.49 Hz	10.8 mdB	7.47 mdB	1178	6376
8h	1/512	1.24 Hz	2.69 mdB	1.87 mdB	2357	12764
9h	1/1024	622 mHz	671 µdB	466 µdB	4714	25540
Ah	1/2048	311 mHz	168 µdB	116 µdB	9430	51093
Bh	1/4096	155 mHz	41.9 µdB	29.1 µdB	18861	102202
Ch	1/8192	77.7 mHz	10.5 µdB	7.27 µdB	37724	204447
Dh	1/16384	38.9 mHz	2.63 µdB	1.82 µdB	75450	409156
Eh	1/32768	19.4 mHz	655 ndB	455 ndB	150901	820188
Fh	1/65536	9.70 mHz	164 ndB	114 ndB	301803	1627730

<sup>(1)</sup> Values given are for a 4-kSPS data rate with a 8.192-MHz CLKIN frequency.

#### 8.3.9 Internal Test Signals

The ADS131M03-Q1 features an internal analog test signal that is useful for troubleshooting and diagnosis. A positive or negative DC test signal can be applied to the channel inputs through the input multiplexer. The multiplexer is controlled through the MUXn[1:0] bits in the CHn CFG register. The test signals are created by internally dividing the internal reference voltage. The same signal is shared by all channels.

The test signal is nominally 2 / 15 × V<sub>REF</sub>. The test signal automatically adjusts the voltage level with the gain setting such that the ADC always measures a signal that is 2 / 15 × V<sub>Diff Max</sub>. For example, at a gain of 1, this voltage equates to 160 mV. At a gain of 2, this voltage is 80 mV.

#### 8.3.10 Channel Phase Calibration

The ADS131M03-Q1 allows fine adjustment of the sample phase between channels through the use of channel phase calibration. This feature is helpful when different channels are measuring the outputs of different types of sensors that have different phase responses. For example, in power metrology applications, voltage can be measured by a voltage divider, whereas current is measured using a current transformer that exhibits a phase difference between the input and output signals. The differences in phase between the voltage and current measurement must be compensated to measure the power and related parameters accurately.

The phase setting of the different channels is configured by the PHASEn[9:0] bits in the CHn\_CFG register corresponding to the channel whose phase adjustment is desired. The register value is a 10-bit two's complement value corresponding to the number of modulator clock cycles of phase offset compared to a reference phase of 0 degrees.

The mechanism for achieving phase adjustment derives from the  $\Delta\Sigma$  architecture. The  $\Delta\Sigma$  modulator produces samples continuously at the modulator frequency,  $f_{MOD}$ . These samples are filtered and decimated to the output data rate by the digital filter. The ratio between  $f_{MOD}$  and the data rate is the oversampling ratio (OSR). Each conversion result corresponds to an OSR number of modulator samples provided to the digital filter. When the different channels of the ADS131M03-Q1 have no programmed phase offset between them, the modulator clock cycles corresponding to the conversion results of the different channels are aligned in the time domain. 8 8-9 depicts an example scenario where the voltage input to channel 1 has no phase offset from channel 0.




图 8-9. Two Channel Outputs With Equal Phase Settings

However, the sample period of one channel can be shifted with respect to another. If the inputs to both channels are sinusoids of the same frequency and the samples for these channels are retrieved by the host at the same time, the effect is that the phase of the channel with the modified sample period appears *shifted*. 图 8-10 depicts how the period corresponding to the samples are shifted between channels. 图 8-11 illustrates how the samples appear as having generated a phase shift when they are retrieved by the host.




图 8-10. Channel 1 With a Positive Sample Phase Shift With Respect to Channel 0




图 8-11. Channels 1 and 0 From the Perspective of the Host

The valid setting range is from -OSR / 2 to (OSR / 2) - 1, except for OSRs greater than 1024, where the phase calibration setting is limited to -512 to 511. If a value outside of -OSR / 2 and (OSR / 2) - 1 is programmed, the device internally clips the value to the nearest limit. For example, if the OSR setting is programmed to 128 and the PHASEn[9:0] bits are programmed to 0001100100b corresponding to 100 modulator clock cycles, the device sets the phase of the channel to 63 because that value is the upper limit of phase calibration for that OSR setting.  $\frac{1}{2}$  8-5 gives the range of phase calibration settings for various OSR settings.

A 0-3. Finase Cambration Setting Limits for Different Con Settings						
OSR SETTING	PHASE OFFSET RANGE (t <sub>MOD</sub> )	PHASEn[9:0] BITS RANGE				
64	-32 to 31	11 1110 0000b to 00 0001 1111b				
128	-64 to 63	11 1100 0000b to 00 0011 1111b				
256	-128 to 127	11 1000 0000b to 00 0111 1111b				
512	-256 to 255	11 0000 0000b to 00 1111 1111b				
1024	-512 to 511	10 0000 0000b to 01 1111 1111b				
2048	-512 to 511	10 0000 0000b to 01 1111 1111b				
4096	-512 to 511	10 0000 0000b to 01 1111 1111b				
8192	-512 to 511	10 0000 0000b to 01 1111 1111b				
16384	-512 to 511	10 0000 0000b to 01 1111 1111b				

表 8-5. Phase Calibration Setting Limits for Different OSR Settings

Follow these steps to create a phase shift larger than half the sample period for OSRs less than 2048:

- Create a phase shift corresponding to an integer number of sample periods by modifying the indices between channel data in software
- Use the phase calibration function of the ADS131M03-Q1 to create the remaining fractional sample period phase shift

For example, to create a phase shift of 2.25 samples between channels 0 and 1, create a phase shift of two samples by aligning sample N in the channel 0 output data stream with sample N+2 in the channel 1 output

data stream in the host software. Make the remaining 0.25 sample adjustment using the ADS131M03-Q1 phase calibration function.

The phase calibration settings of the channels affect the timing of the data-ready interrupt signal, DRDY. See the Data Ready (DRDY) section for more details regarding how phase calibration affects the DRDY signal.

#### 8.3.11 Calibration Registers

The calibration registers allow for the automatic computation of calibrated ADC conversion results from preprogrammed values. The host can rely on the device to automatically correct for system gain and offset after the error correction terms are programmed into the corresponding device registers. The measured calibration coefficients must be store in external non-volatile memory and programmed into the registers each time the ADS131M03-Q1 powers up because the ADS131M03-Q1 registers are volatile.

The offset calibration registers are used to correct for system offset error, otherwise known as zero error. Offset error corresponds to the ADC output when the input to the system is zero. The ADS131M03-Q1 corrects for offset errors by subtracting the contents of the OCALn[23:0] register bits in the CHn\_OCAL\_MSB and CHn\_OCAL\_LSB registers from the conversion result for that channel before being output. There are separate CHn\_OCAL\_MSB and CHnOCAL\_LSB registers for each channel, which allows separate offset calibration coefficients to be programmed for each channel. The contents of the OCALn[23:0] bits are interpreted by the device as 24-bit two's complement values, which is the same format as the ADC data.

The gain calibration registers are used to correct for system gain error. Gain error corresponds to the deviation of gain of the system from the ideal value. The ADS131M03-Q1 corrects for gain errors by multiplying the ADC conversion result by the value given by the contents of the GCALn[23:0] register bits in the CHn\_GCAL\_MSB and CHn\_GCAL\_LSB registers before being output. There are separate CHn\_GCAL\_MSB and CHn\_GCAL\_LSB registers for each channel, which allows separate gain calibration coefficients to be programmed for each channel. The contents of the GCALn[23:0] bits are interpreted by the device as 24-bit unsigned values corresponding to linear steps ranging from gains of 0 to  $2 - (1 / 2^{23})$ .  $\frac{1}{2}$  8-6 describes the relationship between the GCALn[23:0] bit values and the gain calibration factor.

表 8-6. GCALn[23:0] Bit Mapping

GCALn[23:0] VALUE	GAIN CALIBRATION FACTOR
000000h	0
000001h	1.19 × 10 <sup>-7</sup>
800000h	1
FFFFEh	2 – 2.38 × 10 <sup>-7</sup>
FFFFFFh	2 – 1.19 × 10 <sup>-7</sup>

The calibration registers do not need to be enabled because they are always in use. The OCALn[23:0] bits have a default value of 000000h resulting in no offset correction. Similarly, the GCALn[23:0] bits default to 800000h resulting in a gain calibration factor of 1.

₹ 8-12 depicts a block diagram illustrating the mechanics of the calibration registers on one channel of the ADS131M03-Q1.




图 8-12. Calibration Block Diagram

### 8.3.12 Communication Cyclic Redundancy Check (CRC)

The ADS131M03-Q1 features a cyclic redundancy check (CRC) engine on both input and output data to mitigate SPI communication errors. The CRC word is 16 bits wide for either input or output CRC. Coverage includes all words in the SPI frame where the CRC is enabled, including padded bits in a 32-bit word size.

CRC on the SPI input is optional and can be enabled and disabled by writing the RX\_CRC\_EN bit in the MODE register. Input CRC is disabled by default. When the input CRC is enabled, the device checks the provided input CRC against the CRC generated based on the input data. A CRC error occurs if the CRC words do not match. The device does not execute any commands, except for the WREG command, if the input CRC check fails. A WREG command always executes even when the CRC check fails. The device sets the CRC\_ERR bit in the STATUS register for all cases of a CRC error. The response on the output in the SPI frame following the frame where the CRC error occurred is that of a NULL command, which means the STATUS register plus the conversion data are output in the following SPI frame. The CRC\_ERR bit is cleared when the STATUS register is output.

The output CRC cannot be disabled and always appears at the end of the output frame. The host can ignore the data if the output CRC is not used.

There are two types of CRC polynomials available: CCITT CRC and ANSI CRC (CRC-16). The CRC setting determines the algorithm for both the input and output CRC. The CRC type is programmed by the CRC\_TYPE bit in the MODE register. 表 8-7 lists the details of the two CRC types.

The seed value of the CRC calculation is FFFFh.

表 8-7. CRC Types

CRC TYPE	POLYNOMIAL	BINARY POLYNOMIAL
CCITT CRC	$x^{16} + x^{12} + x^5 + 1$	0001 0000 0010 0001
ANSI CRC	$x^{16} + x^{15} + x^2 + 1$	1000 0000 0000 0101

#### 8.3.13 Register Map CRC

The ADS131M03-Q1 performs a CRC on the register map as a means to check for unintended changes to the registers. Enable the register map CRC by setting the REG\_CRC\_EN bit in the MODE register. When enabled, the device constantly calculates the register map CRC using each bit in the writable register space. The register addresses covered by the register map CRC on the ADS131M03-Q1 are 02h through 17h. The CRC is calculated beginning with the MSB of register 02h and ending with the LSB of register 17h using the polynomial selected in the CRC TYPE bit in the MODE register.

The CRC calculation is initialized with the seed value of FFFFh.

The calculated CRC is a 16-bit value and is stored in the REGMAP\_CRC register. The calculation is done using one register map bit per CLKIN period and constantly checks the result against the previous calculation. The REG\_MAP bit in the STATUS register is set to flag the host if the register map CRC changes, including changes resulting from register writes. The bit is cleared by reading the STATUS register, or by the STATUS register being output as a response to the NULL command.

#### 8.4 Device Functional Modes

图 8-13 shows a state diagram depicting the major functional modes of the ADS131M03-Q1 and the transitions between them.




图 8-13. State Diagram Depicting Device Functional Modes

#### 8.4.1 Power-Up and Reset

The ADS131M03-Q1 is reset in one of three ways: by a power-on reset (POR), by the SYNC/RESET pin, or by a RESET command. After a reset occurs, the configuration registers are reset to the default values and the device begins generating conversion data as soon as a valid MCLK is provided. In all three cases a low to high transition on the DRDY pin indicates that the SPI interface is ready for communication. The device ignores any SPI communication before this point.

#### 8.4.1.1 Power-On Reset

Power-on reset (POR) is the reset that occurs when a valid supply voltage is first applied. The POR process requires  $t_{POR}$  from when the supply voltages reach 90% of their nominal value. Internal circuitry powers up and the registers are set to their default state during this time. The  $\overline{DRDY}$  pin transitions from low to high immediately after  $t_{POR}$  indicating the SPI interface is ready for communication. The device ignores any SPI communication before this point.

#### 8.4.1.2 SYNC/RESET Pin

The  $\overline{\text{SYNC}/\text{RESET}}$  pin is an active low, dual-function pin that generates a reset if the pin is held low longer than  $t_{\text{W(RSL)}}$ . The device maintains a reset state until  $\overline{\text{SYNC}/\text{RESET}}$  is returned high. The host must wait for at least  $t_{\text{REGACQ}}$  after  $\overline{\text{SYNC}/\text{RESET}}$  is brought high or for the  $\overline{\text{DRDY}}$  rising edge before communicating with the device. Conversion data are generated immediately after the registers are reset to their default values, as described in the section.

#### 8.4.1.3 RESET Command

The ADS131M03-Q1 can be reset via the SPI RESET command (0011h). The device communicates in frames of a fixed length. See the *SPI Communication Frames* section for details regarding SPI data framing on the ADS131M03-Q1. The RESET command occurs in the first word of the data frame, but the command is not latched by the device until the entire frame is complete. After the response completes channel data and CRC

words are clocked out. Terminating the frame early causes the RESET command to be ignored. Five words are required to complete a frame on the ADS131M03-Q1.

A reset occurs immediately after the command is latched. The host must wait for t<sub>REGACQ</sub> before communicating with the device to ensure the registers have assumed their default settings. Conversion data are generated immediately after the registers are reset to their default values, as described in the section.

#### 8.4.2 Conversion Modes

There are two ADC conversion modes on the ADS131M03-Q1: continuous-conversion and global-chop mode. Continuous-conversion mode is a mode where ADC conversions are generated constantly by the ADC at a rate defined by f<sub>MOD</sub> / OSR. Global-chop mode differs from continuous-conversion mode because global-chop periodically chops (or swaps) the inputs, which reduces system offset errors at the cost of settling time between the points when the inputs are swapped. In either continuous-conversion or global-chop mode, there are three power modes that provide flexible options to scale power consumption with bandwidth and dynamic range. The *Power Modes* section discusses these power modes in further detail.

#### 8.4.2.1 Continuous-Conversion Mode

Continuous-conversion mode is the mode in which ADC data are generated constantly at the rate of  $f_{MOD}$  / OSR. New data are indicated by a  $\overline{DRDY}$  falling edge at this rate. Continuous-conversion mode is intended for measuring AC signals because this mode allows for higher output data rates than global-chop mode.

#### 8.4.2.2 Global-Chop Mode

The ADS131M03-Q1 incorporates a global-chop mode option to reduce offset error and offset drift inherent to the device resulting from mismatch in the internal circuitry to very low levels. When global-chop mode is enabled by setting the GC\_EN bit in the GLOBAL\_CHOP\_CFG register, the device uses the conversion results from two consecutive internal conversions taken with opposite input polarity to cancel the device offset voltage. Conversion n is taken with normal input polarity. The device then reverses the internal input polarity for conversion n + 1. The average of two consecutive conversions (n and n + 1, n + 1 and n + 2 and so on) yields the final offset compensated result.

8-14 shows a block diagram of the global-chop mode implementation. The combined PGA and ADC internal offset voltage is modeled as V<sub>OFS</sub>. Only this device inherent offset voltage is reduced by global-chop mode. Offset in the external circuitry connected to the analog inputs is not affected by global-chop mode.




图 8-14. Global-Chop Mode Implementation

The conversion period in global-chop mode differs from the conversion time when global-chop mode is disabled  $(t_{DATA} = OSR \times t_{MOD})$ . 8 8-15 shows the conversion timing for an ADC channel using global-chop mode.




图 8-15. Conversion Timing With Global-Chop Mode Enabled

Every time the device swaps the input polarity, the digital filter is reset. The ADC then always takes three internal conversions to produce one settled global-chop conversion result.

The ADS131M03-Q1 provides a programmable delay ( $t_{GC\_DLY}$ ) between the end of the previous conversion period and the beginning of the subsequent conversion period after the input polarity is swapped. This delay allows external input circuitry to settle because the chopping switches interface directly with the analog inputs. The GC\_DLY[3:0] bits in the GLOBAL\_CHOP\_CFG register configure the delay after chopping the inputs. The global-chop delay is selected in terms of modulator clock periods from 2 to 65,536 x  $t_{MOD}$ .

The effective conversion period in global-chop mode follows 方程式 8. A DRDY falling edge is generated each time a new global-chop conversion becomes available to the host.

The conversion process of all ADC channels in global-chop mode is restarted in the following two conditions so that all channels start sampling at the same time:

- Falling edge of the SYNC/RESET pin
- Change of OSR setting

The conversion period of the first conversion after the ADC channels are reset is considerably longer than the conversion period of all subsequent conversions mentioned in 方程式 8, because the device must first perform two fully settled internal conversions with the input polarity swapped. The conversion period for the first conversion in global-chop mode follows 方程式 9.

$$t_{GC\_CONVERSION} = t_{GC\_DLY} + 3 \times OSR \times t_{MOD}$$
 (8)

$$t_{GC\_FIRST\_CONVERSION} = t_{GC\_DLY} + 3 \times OSR \times t_{MOD} + t_{GC\_DLY} + 3 \times OSR \times t_{MOD} + 44 \times t_{MOD}$$
(9)

Using global-chop mode reduces the ADC noise shown in  $\frac{1}{8}$  7-1 at a given OSR by a factor of  $\sqrt{2}$  because two consecutive internal conversions are averaged to yield one global-chop conversion result. The DC test signal cannot be measured in global-chop mode.

Phase calibration is automatically disabled in global-chop mode.

#### 8.4.3 Power Modes

In both continuous-conversion and global-chop mode, there are three selectable power modes that allow scaling of power with bandwidth and performance: high-resolution (HR) mode, low-power (LP) mode, and very-low-power (VLP) mode. The mode is selected by the PWR[1:0] bits in the CLOCK register. See the *Recommended Operating Conditions* table for restrictions on the CLKIN frequency for each power mode.

### 8.4.4 Standby Mode

Standby mode is a low-power state in which all channels are disabled, and the reference and other non-essential circuitry are powered down. This mode differs from completely powering down the device because the device retains the register settings. Enter standby mode by sending the STANDBY command (0022h). Stop toggling CLKIN when the device is in standby mode to minimize device power consumption. Exit standby mode by sending the WAKEUP command (0033h). After exiting standby mode, the modulators begin sampling the input signal after a modulator settling time of 8 × t<sub>MOD</sub> when CLKIN begins toggling.

#### 8.4.5 Current-Detect Mode

Current-detect mode is a special mode that is helpful for applications requiring tamper detection when the equipment is in a low-power state. In this mode, the ADS131M03-Q1 collects a configurable number of samples at a nominal data rate of 2.7 kSPS and compares the absolute value of the results to a programmable threshold. If a configurable number of results exceed the threshold, the host is notified via a  $\overline{\text{DRDY}}$  falling edge and the device returns to standby mode. Enter current-detect mode by providing a negative pulse on  $\overline{\text{SYNC}/\text{RESET}}$  with a pulse duration less than  $t_{\text{W}(\text{RSL})}$  when in standby mode. Current-detect mode can only be entered from standby mode.

The device uses a limited power operating mode to generate conversions in current-detect mode. The conversion results are only used for comparison by the internal digital threshold comparator and are not accessible by the host. The device uses an internal oscillator that enables the device to capture the data without the use of the external clock input. Do not toggle CLKIN when in current-detect mode to minimize device power consumption.



Current-detect mode is configured in the CFG, THRSHLD\_MSB, and THRSHLD\_LSB registers. Enable and disable current-detect mode by toggling the CD\_EN bit in the CFG register. The THRSHLD\_MSB and THRSHLD\_LSB registers contain the CD\_THRSH[23:0] bits that represent the digital comparator threshold value during current detection.

The number of samples used for current detection are programmed by the CD\_LEN[2:0] bits in the CFG register. The number of samples used for current detection range from 128 to 3584.

The programmable values in CD\_NUM[2:0] configure the number of samples that must exceed the threshold for a detection to occur. The purpose of requiring multiple samples for detection is to control noisy values that may exceed the threshold, but do not represent a high enough power level to warrant action by the host. In summary, the conversion result must exceed the value programmed in CD\_THRSH[23:0] a number of times as represented by the value stored in CD\_NUM[2:0].

The device can be configured to notify the host based on any of the results from individual channels, all channels, or any combination of channels. The CD\_ALLCH bit in the CFG register determines how many channels are required to exceed the programmed thresholds to trigger a current detection. When the bit is 1, all enabled channels are required to meet the current detection requirements in order for the host to be notified. If the bit is 0, any enabled channel triggers a current detection notification if the requirements are met. Enable and disable channels using the CHn\_EN bits in the CLK register to control which combination of channels must meet the requirements to trigger a current-detection notification.

8 8-16 illustrates a flow chart depicting the current-detection process on the ADS131M03-Q1.




图 8-16. Current-Detect Mode Flow Chart



### 8.5 Programming

#### 8.5.1 Interface

The ADS131M03-Q1 uses an SPI-compatible interface to configure the device and retrieve conversion data. The device always acts as an SPI peripheral; SCLK and  $\overline{CS}$  are inputs to the interface. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1. In SPI mode 1, the SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read by the controller and peripheral on SCLK falling edges. The interface is full-duplex, meaning data can be sent and received simultaneously by the interface. The device includes the typical SPI signals: SCLK,  $\overline{CS}$ , DIN (PICO), and DOUT (POCI). In addition, there are two other digital pins that provide additional functionality. The  $\overline{DRDY}$  pin serves as a flag to the host to indicate new conversion data are available. The  $\overline{SYNC}/\overline{RESET}$  pin is a dual-function pin that allows synchronization of conversions to an external event and allows for a hardware device reset.

### 8.5.1.1 Chip Select (CS)

The  $\overline{CS}$  pin is an active low input signal that selects the device for communication. The device ignores any communication and DOUT is high impedance when  $\overline{CS}$  is held high. Hold  $\overline{CS}$  low for the duration of a communication frame to ensure proper communication. The interface is reset each time  $\overline{CS}$  is taken high.

#### 8.5.1.2 Serial Data Clock (SCLK)

The SCLK pin is an input that serves as the serial clock for the interface. Output data on the DOUT pin transition on the rising edge of SCLK and input data on DIN are latched on the falling edge of SCLK.

#### 8.5.1.3 Serial Data Input (DIN)

The DIN pin is the serial data input pin for the device. Serial commands are shifted in through the DIN pin by the device with each SCLK falling edge when the  $\overline{CS}$  pin is low.

### 8.5.1.4 Serial Data Output (DOUT)

The DOUT pin is the serial data output pin for the device. The device shifts out command responses and ADC conversion data serially with each rising SCLK edge when the  $\overline{CS}$  pin is low. This pin assumes a high-impedance state when  $\overline{CS}$  is high.

### 8.5.1.5 Data Ready (DRDY)

The  $\overline{DRDY}$  pin is an active low output that indicates when new conversion data are ready in conversion mode or that the requirements are met for current detection when in current-detect mode. Connect the  $\overline{DRDY}$  pin to a digital input on the host to trigger periodic data retrieval in conversion mode.

The timing of  $\overline{DRDY}$  with respect to the sampling of a given channel on the ADS131M03-Q1 depends on the phase calibration setting of the channel and the state of the DRDY\_SEL[1:0] bits in the MODE register. Setting the DRDY\_SEL[1:0] bits to 00b configures  $\overline{DRDY}$  to assert when the channel with the largest positive phase calibration setting, or the most lagging, has a new conversion result. When the bits are 01b, the device asserts  $\overline{DRDY}$  each time any channel data are ready. Finally, setting the bits to either 10b or 11b configures the device to assert  $\overline{DRDY}$  when the channel with the most negative phase calibration setting, or the most leading, has new conversion data. Changing the DRDY\_SEL[1:0] bits has no effect on  $\overline{DRDY}$  behavior in global-chop mode because phase calibration is automatically disabled in global-chop mode.

The timing of the first  $\overline{DRDY}$  assertion after channels are enabled or after a synchronization pulse is provided depends on the phase calibration setting. If the channel that causes  $\overline{DRDY}$  to assert has a phase calibration setting less than zero, the first  $\overline{DRDY}$  assertion can be less than one sample period from the channel being enabled or the occurrence of the synchronization pulse. However,  $\overline{DRDY}$  asserts in the next sample period if the phase setting puts the output timing too close to the beginning of the sample period.

表 8-8 lists the phase calibration setting boundary at which  $\overline{DRDY}$  either first asserts within a sample period, or in the next sample period. If the setting for the channel configured to control  $\overline{DRDY}$  assertion is greater than the value listed in 表 8-8 for each OSR,  $\overline{DRDY}$  asserts for the first time within a sample period of the channel being enabled or the synchronization pulse. If the phase setting value is equal to or more negative than the value in 表

8-8,  $\overline{\text{DRDY}}$  asserts in the following sample period. See the *Synchronization* section for more information about synchronization.

表 8-8. Phase Setting First DRDY Assertion Boundary

OSR	PHASE SETTING BOUNDARY	PHASEn[9:0] BIT SETTING BOUNDARY
64	+13	00Dh
128	-19	3EDh
256	-83	3ADh
512	-211	32Dh
1024	-467	22Dh
>1024	None	N/A

The DRDY\_HIZ bit in the MODE register configures the state of the  $\overline{DRDY}$  pin when deasserted. By default the bit is 0b, meaning the pin is actively driven high using a push-pull output stage. When the bit is 1b,  $\overline{DRDY}$  behaves like an open-drain digital output. Use a 100-k $\Omega$  pullup resistor to pull the pin high when  $\overline{DRDY}$  is not asserted.

The DRDY\_FMT bit in the MODE register determines the format of the  $\overline{DRDY}$  signal. When the bit is 0b, new data are indicated by  $\overline{DRDY}$  changing from high to low and remaining low until either all of the conversion data are shifted out of the device, or remaining low and going high briefly before the next time  $\overline{DRDY}$  transitions low. When the DRDY\_FMT bit is 1b, new data are indicated by a short negative pulse on the  $\overline{DRDY}$  pin. If the host does not read conversion data after the  $\overline{DRDY}$  pulse when DRDY\_FMT is 1b, the device skips a conversion result and does not provide another  $\overline{DRDY}$  pulse until the second following instance when data are ready because of how the pulse is generated. See the *Collecting Data for the First Time or After a Pause in Data Collection* section for more information about the behavior of  $\overline{DRDY}$  when data are not consistently read.

The  $\overline{DRDY}$  pulse is blocked when new conversions complete while conversion data are read. Therefore, avoid reading ADC data during the time where new conversions complete in order to achieve consistent  $\overline{DRDY}$  behavior.

#### 8.5.1.6 Conversion Synchronization or System Reset (SYNC/RESET)

The SYNC/RESET pin is a multifunction digital input pin that serves primarily to allow the host to synchronize conversions to an external process or to reset the device. See the *Synchronization* section for more details regarding the synchronization function. See the *SYNC/RESET Pin* section for more details regarding how the device is reset.

#### 8.5.1.7 SPI Communication Frames

SPI communication on the ADS131M03-Q1 is performed in frames. Each SPI communication frame consists of several words. The word size is configurable as either 16 bits, 24 bits, or 32 bits by programming the WLENGTH[1:0] bits in the MODE register.

The ADS131M03-Q1 implements a timeout feature for SPI communication. Enable or disable the timeout using the TIMEOUT bit in the MODE register. When enabled, the entire SPI frame (first SCLK to last SCLK) must complete within  $2^{15}$  CLKIN cycles otherwise the SPI resets. This feature is provided as a means to recover SPI synchronization for cases where  $\overline{\text{CS}}$  is tied low.

The interface is full duplex, meaning that the interface is capable of transmitting data on DOUT while simultaneously receiving data on DIN. The input frame that the host sends on DIN always begins with a command. The first word on the output frame that the device transmits on DOUT always begins with the response to the command that was written on the previous input frame. The number of words in a command depends on the command provided. For most commands, there are five words in a frame. On DIN, the host provides the command, the command CRC if input CRC is enabled or a word of zeros if input CRC is disabled, and three additional words of zeros. Simultaneously on DOUT, the device outputs the response from the previous frame command, three words of ADC data representing the three ADC channels, and a CRC word. 8-17 illustrates a typical command frame structure.




图 8-17. Typical Communication Frame

There are some commands that require more than five words. In the case of a read register (RREG) command where more than a single register is read, the response to the command contains the acknowledgment of the command followed by the register contents requested, which may require a larger frame depending on how many registers are read. See the *RREG* (101a aaaa annn nnnn) section for more details on the RREG command.

In the case of a write register (WREG) command where more than a single register is written, the frame extends to accommodate the additional data. See the *WREG* (011a aaaa annn nnnn) section for more details on the WREG command.

See the *Commands* section for a list of all valid commands and their corresponding responses on the ADS131M03-Q1.

Under special circumstances, a data frame can be shortened by the host. See the *Short SPI Frames* section for more information about artificially shortening communication frames.

#### 8.5.1.8 SPI Communication Words

An SPI communication frame with the ADS131M03-Q1 is made of words. Words on DIN can contain commands, register settings during a register write, or a CRC of the input data. Words on DOUT can contain command responses, register settings during a register read, ADC conversion data, or CRC of the output data.

Words can be 16, 24, or 32 bits. The word size is configured by the WLENGTH[1:0] bits in the MODE register. The device defaults to a 24-bit word size. Commands, responses, CRC, and registers always contain 16 bits of actual data. These words are always most significant bit (MSB) aligned, and therefore the least significant bits (LSBs) are zero-padded to accommodate 24- or 32-bit word sizes. ADC conversion data are nominally 24 bits. The ADC truncates eight LSBs when the device is configured for 16-bit communication. There are two options for 32-bit communication available for ADC data that are configured by the WLENGTH[1:0] bits in the MODE register. Either the ADC data can be LSB padded with zeros or the data can be MSB sign extended.

#### 8.5.1.9 ADC Conversion Data

The device provides conversion data for each channel at the data rate. The time when data are available relative to  $\overline{DRDY}$  asserting is determined by the channel phase calibration setting and the DRDY\_SEL[1:0] bits in the MODE register when in continuous-conversion mode. All data are available immediately following  $\overline{DRDY}$ 

assertion in global-chop mode. The conversion status of all channels is available as the DRDY[2:0] bits in the STATUS register. The STATUS register content is automatically output as the response to the NULL command.

Conversion data are 24 bits. The data LSBs are truncated when the device operates with a 16-bit word size. The LSBs are zero padded or the MSBs sign extended when operating with a 32-bit word size depending on the setting of the WLENGTH[1:0] bits in the MODE register.

Data are given in binary two's complement format. Use 方程式 10 to calculate the size of one code (LSB).

1 LSB = 
$$(2.4 / Gain) / 2^{24} = +FSR / 2^{23}$$
 (10)

A positive full-scale input  $V_{IN} \ge +FSR - 1$  LSB = 1.2 / Gain - 1 LSB produces an output code of 7FFFFFh and a negative full-scale input ( $V_{IN} \le -FSR = -1.2$  / Gain) produces an output code of 800000h. The output clips at these codes for signals that exceed full-scale.

表 8-9 summarizes the ideal output codes for different input signals.

表 8-9. Ideal Output Code versus Input Signal

INPUT SIGNAL, V <sub>IN</sub> = V <sub>AINP</sub> – V <sub>AINN</sub>	IDEAL OUTPUT CODE
≥ FSR (2 <sup>23</sup> – 1) / 2 <sup>23</sup>	7FFFFh
FSR / 2 <sup>23</sup>	000001h
0	000000h
-FSR / 2 <sup>23</sup>	FFFFFFh
≤-FSR	800000h

8 8-18 shows the mapping of the analog input signal to the output codes.




图 8-18. Code Transition Diagram

#### 8.5.1.9.1 Collecting Data for the First Time or After a Pause in Data Collection

Take special precaution when collecting data for the first time or when beginning to collect data again after a pause. The internal mechanism that outputs data contains a first-in-first-out (FIFO) buffer that can store two samples of data per channel at a time. The DRDY flag for each channel in the STATUS register remains set until both samples for each channel are read from the device. This condition is not obvious under normal circumstances when the host is reading each consecutive sample from the device. In that case, the samples are cleared from the device each time new data are generated so the DRDY flag for each channel in the STATUS register is cleared with each read. However, both slots of the FIFO are full if a sample is missed or if data are not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data. This process ensures predictable  $\overline{DRDY}$  pin behavior. See the Synchronization section for information about the



synchronization feature. These methods do not need to be employed if each channel data was read for each output data period from when the ADC was enabled.

8-19 depicts an example of how to collect data after a period of the ADC running, but where no data are being retrieved. In this instance, the SYNC/RESET pin is used to clear the internal FIFOs and realign the ADS131M03-Q1 output data with the host.




图 8-19. Collecting Data After a Pause in Data Collection Using the SYNC/RESET Pin

Another functionally equivalent method for clearing the FIFO after a pause in collecting data is to begin by reading two samples in quick succession. 8 8-20 depicts this method. This example shows when the DRDY\_FMT bit in the MODE register is set to 0b indicating \$\overline{DRDY}\$ is a level output. There is a very narrow pulse on \$\overline{DRDY}\$ immediately after the first set of data are shifted out of the device. This pulse may be too narrow for some microcontrollers to detect. Therefore, do not rely upon this pulse but instead immediately read out the second data set after the first data set. The host operates synchronous to the device after the second word is read from the device.




图 8-20. Collecting Data After a Pause in Data Collection by Reading Data Twice

#### 8.5.1.10 Commands

表 8-10 contains a list of all valid commands, a short description of their functionality, their binary command word, and the expected response that appears in the following frame.

表 8-10. Command Definitions

	270 20								
COMMAND	DESCRIPTION	COMMAND WORD	RESPONSE						
NULL	No operation	0000 0000 0000 0000	STATUS register						
RESET	Reset the device	0000 0000 0001 0001	1111 1111 0010 0011						
STANDBY	Place the device into standby mode	0000 0000 0010 0010	0000 0000 0010 0010						
WAKEUP	Wake the device from standby mode to conversion mode	0000 0000 0011 0011	0000 0000 0011 0011						
LOCK	Lock the interface such that only the NULL, UNLOCK, and RREG commands are valid	0000 0101 0101 0101	0000 0101 0101 0101						
UNLOCK	Unlock the interface after the interface is locked	0000 0110 0101 0101	0000 0110 0101 0101						
RREG	Read <i>nnn nnnn</i> plus 1 registers beginning at address <i>a</i> aaaa a	101a aaaa annn nnnn	dddd dddd dddd dddd or 111a aaa annn nnnn <sup>(1)</sup>						
WREG	Write <i>nnn nnnn</i> plus 1 registers beginning at address <i>a</i> aaaa a	011a aaaa annn nnnn	010a aaaa ammm mmmm (2)						

<sup>(1)</sup> When *nnn nnnn* is 0, the response is the requested register data *dddd dddd dddd dddd*. When *nnn nnnn* is greater than 0, the response begins with 111*a aaaa annn nnnn*, followed by the register data.

#### 8.5.1.10.1 NULL (0000 0000 0000 0000)


The NULL command is the *no-operation* command that results in no registers read or written, and the state of the device remains unchanged. The intended use case for the NULL command is during ADC data capture. The command response for the NULL command is the contents of the STATUS register. Any invalid command also gives the NULL response.

#### 8.5.1.10.2 RESET (0000 0000 0001 0001)

The RESET command resets the ADC to the register defaults. The command is latched by the device at the end of the frame. A reset occurs immediately after the command is latched. The host must wait for  $t_{REGACQ}$  after reset before communicating with the device to ensure the registers have assumed their default settings. The device sends an acknowledgment of FF23h when the ADC is properly RESET. The device responds with 0011h if the command word is sent but the frame is not completed and therefore the device is not reset. See the RESET Command section for more information regarding the operation of the reset command. 8 8-21 illustrates a properly sent RESET command frame.

<sup>(2)</sup> In this case *mmm mmmm* represents the number of registers that are actually written minus one. This value may be less than *nnn nnnn* in some cases.





#### 8.5.1.10.3 STANDBY (0000 0000 0010 0010)

The STANDBY command places the device in a low-power standby mode. The command is latched by the device at the end of the frame. The device enters standby mode immediately after the command is latched. See the *Standby Mode* section for more information. This command has no effect if the device is already in standby mode.

#### 8.5.1.10.4 WAKEUP (0000 0000 0011 0011)

The WAKEUP command returns the device to conversion mode from standby mode. This command has no effect if the device is already in conversion mode.

#### 8.5.1.10.5 LOCK (0000 0101 0101 0101)

The LOCK command locks the interface, preventing the device from accidentally latching unwanted commands that can change the state of the device. When the interface is locked, the device only responds to the NULL, RREG, and UNLOCK commands. The device continues to output conversion data even when locked.

#### 8.5.1.10.6 UNLOCK (0000 0110 0101 0101)

The UNLOCK command unlocks the interface if previously locked by the LOCK command.

#### 8.5.1.10.7 RREG (101a aaaa annn nnnn)

The RREG is used to read the device registers. The binary format of the command word is 101a aaaa annn nnnn, where a aaaa a is the binary address of the register to begin reading and nnn nnnn is the unsigned binary number of consecutive registers to read minus one. There are two cases for reading registers on the ADS131M03-Q1. When reading a single register (nnn nnnn = 000 0000b), the device outputs the register contents in the command response word of the following frame. If multiple registers are read using a single command (nnn nnnn > 000 0000b), the device outputs the requested register data sequentially in order of addresses.

#### 8.5.1.10.7.1 Reading a Single Register

Read a single register from the device by specifying *nnn nnnn* as zero in the RREG command word. As with all SPI commands on the ADS131M03-Q1, the response occurs on the output in the frame following the command. Instead of a unique acknowledgment word, the response word is the contents of the register whose address is specified in the command word. 8 - 22 shows an example of reading a single register.




图 8-22. Reading a Single Register

#### 8.5.1.10.7.2 Reading Multiple Registers

Multiple registers are read from the device when nnn nnnn is specified as a number greater than zero in the RREG command word. Like all SPI commands on the ADS131M03-Q1, the response occurs on the output in the frame following the command. Instead of a single acknowledgment word, the response spans multiple words in order to shift out all requested registers. Continue toggling SCLK to accommodate outputting the entire data stream. ADC conversion data are not output in the frame following an RREG command to read multiple registers. 8 8-23 shows an example of reading multiple registers.




图 8-23. Reading Multiple Registers

#### 8.5.1.10.8 WREG (011a aaaa annn nnnn)

The WREG command allows writing an arbitrary number of contiguous device registers. The binary format of the command word is 011a aaaa annn nnnn, where a aaaa a is the binary address of the register to begin writing and nnn nnnn is the unsigned binary number of consecutive registers to write minus one. Send the data to be written immediately following the command word. Write the intended contents of each register into individual words, MSB aligned.

If the input CRC is enabled, write this CRC after the register data. The registers are written to the device as they are shifted into DIN. Therefore, a CRC error does not prevent an erroneous value from being written to a register. An input CRC error during a WREG command sets the CRC ERR bit in the STATUS register.

The device ignores writes to read-only registers or to out-of-bounds addresses. Gaps in the register map address space are still included in the parameter *nnn nnnn*, but are not writeable so no change is made to them. The response to the WREG command that occurs in the following frame appears as 010*a aaaa ammm mmmm* where *mmm mmmm* is the number of registers actually written minus one. This number can be checked by the host against *nnn nnnn* to ensure the expected number of registers are written.

■ 8-24 shows a typical WREG sequence. In this example, the number of registers to write is larger than the number of ADC channels and, therefore, the frame is extended beyond the ADC channels and output CRC word. Ensure all of the ADC data and output CRC are shifted out during each transaction where new data are available. Therefore, the frame must be extended beyond the number of words required to send the register data in some cases.




图 8-24. Writing Registers

#### 8.5.1.11 Short SPI Frames

The SPI frame can be shortened to only send commands and receive responses if the ADCs are disabled and no ADC data are being output by the device. Read out all of the expected output data words from each sample period if the ADCs are enabled. Reading all of the data output with each frame ensures predictable  $\overline{DRDY}$  pin behavior. If reading out all the data on each output data period is not feasible, see the *Collecting Data for the First Time or After a Pause in Data Collection* section on how to begin reading data again after a pause from when the ADCs were last enabled.

A short frame is not possible when using the RESET command. A full frame must be provided for a device reset to take place when providing the RESET command.



#### 8.5.2 Synchronization

Synchronization can be performed by the host to ensure the ADC conversions are synchronized to an external event. For example, synchronization can realign the data capture to the expected timing of the host if a glitch on the clock causes the host and device to become out of synchronization.

Provide a negative pulse on the SYNC/RESET pin with a duration less than tw(RSL) but greater than a CLKIN period to trigger synchronization. The device internally compares the leading negative edge of the pulse to the internal clock that tracks the data rate. The internal data rate clock has timing equivalent to the DRDY pin if configured to assert with a phase calibration setting of 0b. If the negative edge on SYNC/RESET aligns with the internal data rate clock, the device is determined to be synchronized and therefore no action is taken. If there is misalignment, the digital filters on the device are reset to be synchronized with the SYNC/RESET pulse. Conversions are immediately restarted when the SYNC/RESET pin is toggled in global-chop mode.

The phase calibration settings on all channels are retained during synchronization. Thus, channels with non-zero phase calibration settings generate conversion results less than a data rate period after the synchronization event occurs. However, the results can be corrupted and are not settled until the respective channels have at least three conversion cycles for the sinc<sup>3</sup> filter to settle.



# 8.6 ADS131M03-Q1 Registers

表 8-11 lists the ADS131M03-Q1 registers. All register offset addresses not listed in 表 8-11 should be considered as reserved locations and the register contents should not be modified.

表 8-11. Register Map

表 8-11. Register Map													
		RESET	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8			
ADDRESS	REGISTER	VALUE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
DEVICE SET	TINGS AND INDICA	ATORS (Rea	id-Only Registers	<u>,                                      </u>	-0./50			0114410	NITTO OI				
00h	ID	23xxh		RESI	ERVED	DEOF	DVED.	CHANC	N1[3:0]				
										RVED	DECET	\A/I = N	OTU[4.0]
01h	STATUS	0500h	LUCK	F_RESTING	RESERVED	CRC_ERR	CRC_TYPE	RESET DRDY2	DRDY1	GTH[1:0]  DRDY0			
GLOBAL SE	TTINGS ACROSS O	HANNEI S			RESERVED			DIADIZ	DIXDTT	DIXDTO			
OLOBAL OL		MANNELO	RESE	RVED	REGCRC_EN	RX CRC EN	CRC_TYPE	RESET	WIFN	GTH[1:0]			
02h	MODE	0510h		RESERVED	11200110_211	TIMEOUT		SEL[1:0]	DRDY_HiZ	DRDY_FMT			
					RESERVED		-	CH2_EN	CH1_EN	CH0_EN			
03h	CLOCK	080Eh	RESE	RVED	TBM		OSR[2:0]	_		R[1:0]			
					RESERVED				PGAGAIN2[2:0]				
04h	GAIN1	0000h	RESERVED		PGAGAIN1[2:0]		RESERVED		PGAGAIN0[2:0]				
0.01-	050	00001-		RESERVED			GC_I	DLY[3:0]		GC_EN			
06h	CFG	0600h	CD_ALLCH		CD_NUM[2:0]	'		CD_LEN[2:0]		CD_EN			
07h	THESHIP MED	0000h				CD_TH_I	MSB[15:8]						
0/11	THRSHLD_MSB	UUUUII				CD_TH_	MSB[7:0]						
08h	THRSHLD_LSB	0000h				CD_TH_	LSB[7:0]						
0011	TTITOTIES_EOD	000011		RESI	ERVED			DCBLO	CK[3:0]				
CHANNEL-S	PECIFIC SETTINGS	3											
09h	CH0_CFG	0000h					E0[9:2]						
	_		PHAS	E0[1:0]		RESERVED		DCBLK0_DIS0	MUX	K0[1:0]			
0Ah	CH0_OCAL_MSB	0000h		OCAL0_MSB[15:8]									
							MSB[7:0]						
0Bh	CH0_OCAL_LSB	0000h					LSB[7:0]						
							RVED						
0Ch	CH0_GCAL_MSB	8000h					MSB[15:8] MSB[7:0]						
0Dh	CH0_GCAL_LSB	0000h			GCAL0_LSB[7:0]  RESERVED								
							E1[9:2]						
0Eh	CH1_CFG	0000h	PHAS	E1[1:0]		RESERVED		DCBLK1_DIS0	MUX	<1[1:0]			
							MSB[15:8]	_					
0Fh	CH1_OCAL_MSB	0000h					MSB[7:0]						
	au	0000					LSB[7:0]						
10h	CH1_OCAL_LSB	0000h					RVED						
441-	CHA COM MCD	90001-				GCAL1_I	MSB[15:8]						
11h	CH1_GCAL_MSB	8000h				GCAL1_	MSB[7:0]						
12h	CH1_GCAL_LSB	0000h				GCAL1_	LSB[7:0]						
1211	OTT_GCAL_LSB	JUUUII				RESE	RVED						
13h	CH2_CFG	0000h				PHAS	E2[9:2]						
	3.12_0.0	555011	PHAS	E2[1:0]		RESERVED		DCBLK2_DIS0	MUX	(2[1:0]			
14h	CH2_OCAL_MSB	0000h					MSB[15:8]						
						OCAL2_	MSB[7:0]						
15h	CH2_OCAL_LSB	0000h					LSB[7:0]						
							RVED						
16h	CH2_GCAL_MSB	8000h					MSB[15:8]						
							MSB[7:0]						
17h	CH2_GCAL_LSB	0000h					LSB[7:0]						
				RESERVED									



表 8-11. Register Map (continued)

		RESET	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8
ADDRESS	REGISTER	VALUE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
3Eh	REGMAP CRC	0000h				REG_CI	RC[15:8]			
SEII	REGWAP_CRC	000011				REG_C	RC[7:0]			
3Fh	RESERVED	0000h				RESE	RVED			
3511	RESERVED	000011	RESERVED							

Complex bit access types are encoded to fit into small table cells. 表 8-12 shows the codes that are used for access types in this section.

表 8-12. Access Type Codes

Access Type	Code	Description						
Read Type	Read Type							
R	R	Read						
Write Type								
W	W	Write						
Reset or Default Value	Reset or Default Value							
-n		Value after reset or the default value						




## 8.6.1 ID Register (Address = 0h) [reset = 23xxh]

The ID register is shown in 图 8-25 and described in 表 8-13.

Return to the Summary Table.

## 图 8-25. ID Register



#### 表 8-13. ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R	0010b Reserved	
				Always reads 0010b
11:8	CHANCNT[3:0]	R	0011b	Channel count
				Always reads 0011b
7:0	RESERVED	R	xxxxxxxxb	Reserved
				Values are subject to change without notice.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 8.6.2 STATUS Register (Address = 1h) [reset = 0500h]

The STATUS register is shown in 图 8-26 and described in 表 8-14.

Return to the Summary Table.

## 图 8-26. STATUS Register

15	14	13	12	11	10	9	8
LOCK	F_RESYNC	REG_MAP	CRC_ERR	CRC_TYPE	RESET	WLENG	STH[1:0]
R-0b	R-0b	R-0b	R-0b	R-0b	R-1b	R-0	01b
7	6	5	4	3	2	1	0
		RESERVED	DRDY2	DRDY1	DRDY0		
		R-00000b	R-0b	R-0b	R-0b		

#### 表 8-14. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	LOCK	R	0b	SPI interface lock indicator
				0b = Unlocked (default)
				1b = Locked
14	F_RESYNC	R	0b	ADC resynchronization indicator.
				This bit is set each time the ADC resynchronizes.
				0b = No resynchronization (default)
				1b = Resynchronization occurred
13	REG_MAP	R	0b	Register map CRC fault indicator
				0b = No change in the register map CRC (default)
				1b = Register map CRC changed
12	CRC_ERR	R	0b	SPI input CRC error indicator
				0b = No CRC error (default)
				1b = Input CRC error occurred
11	CRC_TYPE	R	0b	CRC type
				0b = 16-bit CCITT (default)
				1b = 16-bit ANSI
10	RESET	R	1b	Reset status
				0b = Not reset
				1b = Reset occurred (default)
9:8	WLENGTH[1:0]	R	01b	Data word length
				00b = 16 bits
				01b = 24 bits (default)
				10b = 32 bits; zero padding
				11b = 32 bits; sign extension for 24-bit ADC data
7:3	RESERVED	R	00000b	Reserved
				Always reads 00000b

Copyright © 2022 Texas Instruments Incorporated



## 表 8-14. STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2	DRDY2	R	0b	Channel 2 ADC data available indicator
				0b = No new data available
				1b = New data are available
1	DRDY1	R	0b	Channel 1 ADC data available indicator
				0b = No new data available
				1b = New data are available
0	DRDY0	R	0b	Channel 0 ADC data available indicator
				0b = No new data available
				1b = New data are available



## 8.6.3 MODE Register (Address = 2h) [reset = 0510h]

The MODE register is shown in 图 8-27 and described in 表 8-15.

Return to the Summary Table.

### 图 8-27. MODE Register

15	14	13	12	11	10	9	8
RESE	ERVED	REG_CRC_EN	RX_CRC_EN	CRC_TYPE	RESET	WLENG	STH[1:0]
R/V	V-00b	R/W-0b	R/W-0b	R/W-0b	R/W-1b	R/W	/-01b
7	6	5	4	3	2	1	0
	RESERVED		TIMEOUT	DRDY_S	SEL[1:0]	DRDY_HiZ	DRDY_FMT
	R/W-000b		R/W-1b	R/W	-00b	R/W-0b	R/W-0b

#### 表 8-15. MODE Register Field Descriptions

Bit	Field	Туре	Reset	Description Descriptions
15:14	RESERVED	R/W	00b	Reserved Always write 00b
13	REG_CRC_EN	R/W	0b	Register map CRC enable
				0b = Register CRC disabled (default)
				1b = Register CRC enabled
12	RX_CRC_EN	R/W	0b	SPI input CRC enable
				0b = Disabled (default)
				1b = Enabled
11	CRC_TYPE	R/W	0b	SPI input and output, register map CRC type
				0b = 16-bit CCITT (default)
				1b = 16-bit ANSI
10	RESET	R/W	1b	Reset
				Write 0b to clear this bit in the STATUS register
				0b = No reset
				1b = Reset occurred (default by definition)
9:8	WLENGTH[1:0]	R/W	01b	Data word length selection
				00b = 16 bits
				01b = 24 bits (default)
				10b = 32 bits; LSB zero padding
				11b = 32 bits; MSB sign extension
7:5	RESERVED	R/W	000b	Reserved
				Always write 000b
4	TIMEOUT	R/W	1b	SPI Timeout enable
				0b = Disabled
				1b = Enabled (default)



## 表 8-15. MODE Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3:2	DRDY_SEL[1:0]	R/W	00b	DRDY pin signal source selection
				00b = Most lagging enabled channel (default)
				01b = Logic OR of all enabled channels
				10b = Most leading enabled channel
				11b = Most leading enabled channel
1	DRDY_HiZ	R/W	0b	DRDY pin state when conversion data are not available
				0b = Logic high (default)
				1b = High impedance
0	DRDY_FMT	R/W	0b	DRDY signal format when conversion data are available
				0b = Logic low (default)
				1b = Low pulse with a fixed duration



## 8.6.4 CLOCK Register (Address = 3h) [reset = 080Eh]

The CLOCK register is shown in 图 8-28 and described in 表 8-16.

Return to the Summary Table.

### 图 8-28. CLOCK Register

15	14	13	12	11	10	9	8	
RESERVED				CH2_EN	CH1_EN	CH0_EN		
R-00000b				R/W-1b	R/W-1b	R/W-1b		
7	6	5	4	3	2	1	0	
RESE	RESERVED		TBM OSR[2:0]			PWF	R[1:0]	
R/W-00b		R/W-0b		R/W-011b		R/W-10b		

表 8-16. CLOCK Register Field Descriptions

	表 8-16. CLOCK Register Field Descriptions									
Bit	Field	Туре	Reset	Description						
15:11	RESERVED	R	00000b	Reserved Always reads 00000b						
10	CH2_EN	R/W	1b	Channel 2 ADC enable						
				0b = Disabled						
				1b = Enabled (default)						
9	CH1_EN	R/W	1b	Channel 1 ADC enable						
				0b = Disabled						
				1b = Enabled (default)						
8	CH0_EN	R/W	1b	Channel 0 ADC enable						
				0b = Disabled						
				1b = Enabled (default)						
7:6	RESERVED	R/W	00b	Reserved						
				Always write 00b						
5	ТВМ	R/W	0b	Modulator oversampling ratio 64 selection (turbo mode)						
				0b = OSR set by bits 4:2 (that is, OSR[2:0])						
				1b = OSR of 64 is selected						
4:2	OSR[2:0]	R/W	011b	Modulator oversampling ratio selection						
				000b = 128						
				001b = 256						
				010b = 512						
				011b = 1024 (default)						
				100b = 2048						
				101b = 4096						
				110b = 8192						
				111b = 16384						
				I						



## 表 8-16. CLOCK Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1:0	PWR[1:0]	R/W	10b	Power mode selection
				00b = Very-low-power
				01b = Low-power
				10b = High-resolution (default)
				11b = High-resolution



## 8.6.5 GAIN1 Register (Address = 4h) [reset = 0000h]

The GAIN1 register is shown in 图 8-29 and described in 表 8-17.

Return to the Summary Table.

## 图 8-29. GAIN1 Register

15	14	13	12	11	10	9	8
RESERVED						PGAGAIN2[2:0]	
	R/W-0000b					R/W-000b	
7	6	5	4	3	2	1	0
RESERVED	PGAGAIN1[2:0]			RESERVED		PGAGAIN0[2:0]	
R/W-0b		R/W-000b		R/W-0b		R/W-000b	

#### 表 8-17. GAIN1 Register Field Descriptions

Bit	Field	Туре	Reset	Description Descriptions
15:11	RESERVED	R/W	00000b	Reserved Always write 00000b
10:8	PGAGAIN2[2:0]	R/W	000b	PGA gain selection for channel 2
				000b = 1 (default)
				001b = 2
				010b = 4
				011b = 8
				100b = 16
				101b = 32
				110b = 64
				111b = 128
7	RESERVED	R/W	0b	Reserved
				Always write 0b
6:4	PGAGAIN1[2:0]	R/W	000b	PGA gain selection for channel 1
				000b = 1 (default)
				001b = 2
				010b = 4
				011b = 8
				100b = 16
				101b = 32
				110b = 64
				111b = 128
3	RESERVED	R/W	0b	Reserved
				Always write 0b



## 表 8-17. GAIN1 Register Field Descriptions (continued)

_				<del>-                                    </del>	
	Bit	Field	Туре	Reset	Description
	2:0	PGAGAIN0[2:0]	R/W	000b	PGA gain selection for channel 0
					000b = 1 (default)
					001b = 2
					010b = 4
					011b = 8
					100b = 16
					101b = 32
					110b = 64
					111b = 128



## 8.6.6 RESERVED Register (Address = 5h) [reset = 0000h]

The RESERVED register is shown in 图 8-30 and described in 表 8-18.

Return to the Summary Table.

# 图 8-30. RESERVED Register




表 8-18. RESERVED Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	RESERVED	R/W	00000000 00000000b	Reserved Always write 000000000000000b



## 8.6.7 CFG Register (Address = 6h) [reset = 0600h]

The CFG register is shown in 图 8-31 and described in 表 8-19.

Return to the Summary Table.

## 图 8-31. CFG Register

15	14	13	12	11	10	9	8
	RESERVED			GC_[	DLY[3:0]		GC_EN
	R/W-000b			R/W	-0011b		R/W-0b
7	6	5	4	3	2	1	0
CD_ALLCH	_ALLCH CD_NUM[2:0]			CD_LEN[2:0]			CD_EN
R/W-0b		R/W-000b			R/W-000b		R/W-0b

表 8-19. CFG Register Field Descriptions

Bit	Field	Туре	Reset	Descriptions  Description
15:13	RESERVED	R/W	000b	Reserved Always write 000b
12:9	GC_DLY[3:0]	R/W	0011b	Global-chop delay selection  Delay in modulator clock periods before measurement begins
				0000b = 2
				0001b = 4
				0010b = 8
				0011b = 16 (default)
				0100b = 32
				0101b = 64
				0110b = 128
				0111b = 256
				1000b = 512
				1001b = 1024
				1010b = 2048
				1011b = 4096
				1100b = 8192
				1101b = 16384
				1110b = 32768
				1111b = 65536
8	GC_EN	R/W	0b	Global-chop enable
				0b = Disabled (default)
				1b = Enabled
7	CD_ALLCH	R/W	0b	Current-detect channel selection
				Channels required to trigger current-detect
				0b = Any channel (default)
				1b = All channels

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 8-19. CFG Register Field Descriptions (continued)

表 8-19. CFG Register Field Descriptions (continued)								
Bit	Field	Туре	Reset	Description				
6:4	CD_NUM[2:0]	R/W	000b	Number of current-detect exceeded thresholds selection				
				Number of current-detect exceeded thresholds to trigger a detection				
				000b = 1 (default)				
				001b = 2				
				010b = 4				
				011b = 8				
				100b = 16				
				101b = 32				
				110b = 64				
				111b = 128				
3:1	CD_LEN[2:0]	R/W	000b	Current-detect measurement length selection				
				Current-detect measurement length in conversion periods				
				000b = 128 (default)				
				001b = 256				
				010b = 512				
				011b = 768				
				100b = 1280				
				101b = 1792				
				110b = 2560				
				111b = 3584				
0	CD_EN	R/W	0b	Current-detect mode enable				
				0b = Disabled (default)				
				1b = Enabled				




## 8.6.8 THRSHLD\_MSB Register (Address = 7h) [reset = 0000h]

The THRSHLD\_MSB register is shown in 图 8-32 and described in 表 8-20.

Return to the Summary Table.

# 图 8-32. THRSHLD\_MSB Register



## 表 8-20. THRSHLD\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CD_TH_MSB[15:0]	R/W	00000000 00000000b	Current-detect mode threshold MSB

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated

## 8.6.9 THRSHLD\_LSB Register (Address = 8h) [reset = 0000h]

The THRSHLD\_LSB register is shown in 图 8-33 and described in 表 8-21.

Return to the Summary Table.

## 图 8-33. THRSHLD\_LSB Register



#### 表 8-21. THRSHLD LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	CD_TH_LSB[7:0]	R/W	00000000ь	Current-detect mode threshold LSB
7:4	RESERVED	R	0000b	Reserved Always write 0000b
3:0	DCBLOCK[3:0]	R/W	0000b	DC block filter setting, see 表 8-4 for details.  Value of coefficient a  0000b = DC block filter disabled  0001b = 1/4  0010b = 1/8  0011b = 1/16  0100b = 1/32  0101b = 1/64  0110b = 1/128  0111b = 1/256  1000b = 1/512  1001b = 1/1024  1010b = 1/2048  1011b = 1/4096  1100b = 1/8192  1101b = 1/32768  1111b = 1/65536



## 8.6.10 CH0\_CFG Register (Address = 9h) [reset = 0000h]

The CH0\_CFG register is shown in 图 8-34 and described in 表 8-22.

Return to the Summary Table.

## 图 8-34. CH0\_CFG Register




表 8-22. CH0 CFG Register Field Descriptions

		J. J LL. U	<del> </del>	ister i leiu Descriptions
Bit	Field	Type	Reset	Description
15:6	PHASE0[9:0]	R/W	0000000000 b	Channel 0 phase delay Phase delay in modulator clock cycles provided in two's complement format. See 表 8-5 for details.
5:3	RESERVED	R	000b	Reserved Always write 000b
2	DCBLK0_DIS0	R/W	Ob	DC block filter for channel 0 disable  0b = Controlled by DCBLOCK[3:0] (default)  1b = Disabled for this channel
1:0	MUX0[1:0]	R/W	00b	Channel 0 input selection  00b = AIN0P and AIN0N (default)  01b = ADC inputs shorted  10b = Positive DC test signal  11b = Negative DC test signal

Submit Document Feedback



### 8.6.11 CH0\_OCAL\_MSB Register (Address = Ah) [reset = 0000h]

The CH0\_OCAL\_MSB register is shown in 图 8-35 and described in 表 8-23.

Return to the Summary Table.

#### 图 8-35. CH0 OCAL MSB Register

			_				
15	14	13	12	11	10	9	8
			OCAL0_N	MSB[15:8]			
			R/W-00	000000b			
7	6	5	4	3	2	1	0
	OCAL0_MSB[7:0]						
			R/W-00	000000b			

#### 表 8-23. CH0\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	OCAL0_MSB[15:0]	R/W	00000000 00000000b	Channel 0 offset calibration register bits [23:8]

#### 8.6.12 CH0\_OCAL\_LSB Register (Address = Bh) [reset = 0000h]

The CHO OCAL LSB register is shown in 图 8-36 and described in 表 8-24.

Return to the Summary Table.

#### 图 8-36. CH0\_OCAL\_LSB Register

15	14	13	12	11	10	9	8
OCAL0_LSB[7:0]							
R/W-00000000b							
7	6	5	4	3	2	1	0
	RESERVED						
			R-0000	0000b			

#### 表 8-24. CH0\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset Description	
15:8	OCAL0_LSB[7:0]	R/W	0000000b	Channel 0 offset calibration register bits [7:0]
7:0	RESERVED	R		Reserved Always reads 00000000b



### 8.6.13 CH0\_GCAL\_MSB Register (Address = Ch) [reset = 8000h]

The CH0\_GCAL\_MSB register is shown in 图 8-37 and described in 表 8-25.

Return to the Summary Table.

## 图 8-37. CH0\_GCAL\_MSB Register

15	14	13	12	11	10	9	8
			GCAL0_M	ISB[15:8]			
			R/W-100	00000b			
7	6	5	4	3	2	1	0
	GCAL0_MSB[7:0]						
			R/W-000	00000b			

## 表 8-25. CH0\_GCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	GCAL0_MSB[15:0]		100000000 000000b	Channel 0 gain calibration register bits [23:8]

#### 8.6.14 CH0\_GCAL\_LSB Register (Address = Dh) [reset = 0000h]

The CH0 GCAL LSB register is shown in 图 8-38 and described in 表 8-26.

Return to the Summary Table.

#### 图 8-38. CH0\_GCAL\_LSB Register

				<u></u>	0.0.		
15	14	13	12	11	10	9	8
GCAL0_LSB[7:0]							
R/W-00000000b							
7	6	5	4	3	2	1	0
RESERVED							
			R-0000	0000b			

#### 表 8-26. CH0\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset Description	
15:8	GCAL0_LSB[7:0]	R/W	00000000b	Channel 0 gain calibration register bits [7:0]
7:0	RESERVED	R	0000000b	Reserved
				Always reads 00000000b



## 8.6.15 CH1\_CFG Register (Address = Eh) [reset = 0000h]

The CH1\_CFG register is shown in 图 8-39 and described in 表 8-27.

Return to the Summary Table.

## 图 8-39. CH1\_CFG Register




表 8-27. CH1\_CFG Register Field Descriptions

		<b>衣 0-2/.</b> CF	TI_CFG Reg	ister Field Descriptions
Bit	Field	Type	Reset	Description
15:6	PHASE1[9:0]	R/W	0000000000 b	Channel 1 phase delay Phase delay in modulator clock cycles provided in two's complement format. See 表 8-5 for details.
5:3	RESERVED	R	000b	Reserved Always reads 000b
2	DCBLK1_DIS0	R/W	0b	DC block filter for channel 1 disable  0b = Controlled by DCBLOCK[3:0] (default)  1b = Disabled for this channel
1:0	MUX1[1:0]	R/W	00Ь	Channel 1 input selection  00b = AIN1P and AIN1N (default)  01b = ADC inputs shorted  10b = Positive DC test signal  11b = Negative DC test signal



#### 8.6.16 CH1\_OCAL\_MSB Register (Address = Fh) [reset = 0000h]

The CH1\_OCAL\_MSB register is shown in 图 8-40 and described in 表 8-28.

Return to the Summary Table.

#### 图 8-40. CH1\_OCAL\_MSB Register

15	14	13	12	11	10	9	8
			OCAL1_N	1SB[15:8]			
			R/W-000	00000b			
7	6	5	4	3	2	1	0
	OCAL1_MSB[7:0]						
			R/W-000	00000b			

## 表 8-28. CH1\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	OCAL1_MSB[15:0]	R/W	00000000 00000000b	Channel 1 offset calibration register bits [23:8]

### 8.6.17 CH1\_OCAL\_LSB Register (Address = 10h) [reset = 0000h]

The CH1 OCAL LSB register is shown in 图 8-41 and described in 表 8-29.

Return to the Summary Table.

#### 图 8-41. CH1\_OCAL\_LSB Register

15	14	13	12	11	10	9	8			
	OCAL1_LSB[7:0]									
	R/W-0000000b									
7	6	5	4	3	2	1	0			
	RESERVED									
			R-0000	0000b						

#### 表 8-29. CH1\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:8	OCAL1_LSB[7:0]	R/W	0000000b	Channel 1 offset calibration register bits [7:0]		
7:0	RESERVED	R	0000000b	Reserved Always reads 00000000b		



### 8.6.18 CH1\_GCAL\_MSB Register (Address = 11h) [reset = 8000h]

The CH1\_GCAL\_MSB register is shown in 图 8-42 and described in 表 8-30.

Return to the Summary Table.

#### 图 8-42. CH1\_GCAL\_MSB Register

		_							
14	13	12	11	10	9	8			
GCAL1_MSB[15:8]									
R/W-10000000b									
6	5	4	3	2	1	0			
GCAL1_MSB[7:0]									
		R/W-000	000000b						
		· · · · · · · · · · · · · · · · · · ·	14 13 12 GCAL1_N R/W-100 6 5 4 GCAL1_	14 13 12 11  GCAL1_MSB[15:8]  R/W-10000000b  6 5 4 3	14 13 12 11 10  GCAL1_MSB[15:8]  R/W-10000000b  6 5 4 3 2  GCAL1_MSB[7:0]	14 13 12 11 10 9  GCAL1_MSB[15:8]  R/W-10000000b  6 5 4 3 2 1  GCAL1_MSB[7:0]			

表 8-30. CH1\_GCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	GCAL1_MSB[15:0]	R/W	100000000 000000b	Channel 1 gain calibration register bits [23:8]

### 8.6.19 CH1\_GCAL\_LSB Register (Address = 12h) [reset = 0000h]

The CH1 GCAL LSB register is shown in 图 8-43 and described in 表 8-31.

Return to the Summary Table.

#### 图 8-43. CH1\_GCAL\_LSB Register

15	14	13	12	11	10	9	8			
	GCAL1_LSB[7:0]									
R/W-0000000b										
7	6	5	4	3	2	1	0			
	RESERVED									
			R-0000	0000b						

#### 表 8-31. CH1\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	GCAL1_LSB[7:0]	R/W	00000000b	Channel 1 gain calibration register bits [7:0]
7:0	RESERVED	R	00000000b	Reserved
				Always reads 00000000b



## 8.6.20 CH2\_CFG Register (Address = 13h) [reset = 0000h]

The CH2\_CFG register is shown in 图 8-44 and described in 表 8-32.

Return to the Summary Table.

## 图 8-44. CH2\_CFG Register




表 8-32. CH2\_CFG Register Field Descriptions

				ister Field Descriptions
Bit	Field	Type	Reset	Description
15:6	PHASE2[9:0]	R/W	0000000000 b	Channel 2 phase delay  Phase delay in modulator clock cycles provided in two's complement
				format. See 表 8-5 for details.
5:3	RESERVED	R	000b	Reserved
				Always reads 000b
2	DCBLK2_DIS0	R/W	0b	DC block filter for channel 2 disable
				0b = Controlled by DCBLOCK[3:0] (default)
				1b = Disabled for this channel
1:0	MUX2[1:0]	R/W	00b	Channel 2 input selection
				00b = AIN2P and AIN2N (default)
				01b = ADC inputs shorted
				10b = Positive DC test signal
				11b = Negative DC test signal

Submit Document Feedback



### 8.6.21 CH2\_OCAL\_MSB Register (Address = 14h) [reset = 0000h]

The CH2\_OCAL\_MSB register is shown in 图 8-45 and described in 表 8-33.

Return to the Summary Table.

## 图 8-45. CH2\_OCAL\_MSB Register

15	14	13	12	11	10	9	8		
OCAL2_MSB[15:8]									
R/W-0000000b									
7	6	5	4	3	2	1	0		
OCAL2_MSB[7:0]									
			R/W-000	00000b					

表 8-33. CH2\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	OCAL2_MSB[15:0]	R/W	00000000 00000000b	Channel 2 offset calibration register bits [23:8]

### 8.6.22 CH2\_OCAL\_LSB Register (Address = 15h) [reset = 0000h]

The CH2 OCAL LSB register is shown in 图 8-46 and described in 表 8-34.

Return to the Summary Table.

#### 图 8-46. CH2\_OCAL\_LSB Register

15	14	13	12	11	10	9	8		
	OCAL2_LSB[7:0]								
R/W-0000000b									
7	6	5	4	3	2	1	0		
	RESERVED								
			R-0000	0000b					

#### 表 8-34. CH2\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:8	OCAL2_LSB[7:0]	R/W	00000000b	Channel 2 offset calibration register bits [7:0]		
7:0	RESERVED	R	00000000ь	Reserved		
				Always reads 00000000b		



### 8.6.23 CH2\_GCAL\_MSB Register (Address = 16h) [reset = 8000h]

The CH2\_GCAL\_MSB register is shown in 图 8-47 and described in 表 8-35.

Return to the Summary Table.

### 图 8-47. CH2\_GCAL\_MSB Register

15	14	13	12	11	10	9	8		
GCAL2_MSB[15:8]									
R/W-10000000b									
7	6	5	4	3	2	1	0		
	GCAL2_MSB[7:0]								
			R/W-000	00000b					
1									

表 8-35. CH2\_GCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	GCAL2_MSB[15:0]	R/W	100000000 000000b	Channel 2 gain calibration register bits [23:8]

### 8.6.24 CH2\_GCAL\_LSB Register (Address = 17h) [reset = 0000h]

The CH2 GCAL LSB register is shown in 图 8-48 and described in 表 8-36.

Return to the Summary Table.

## 图 8-48. CH2\_GCAL\_LSB Register

15	14	13	12	11	10	9	8	
GCAL2_LSB[7:0]								
	R/W-00000000b							
7	6	5	4	3	2	1	0	
	RESERVED							
R-00000000b								

#### 表 8-36. CH2\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description	
15:8	GCAL2_LSB[7:0]	R/W	0000000b	Channel 2 gain calibration register bits [7:0]	
7:0	RESERVED	R	0000000b	Reserved	
				Always reads 00000000b	



# 8.6.25 REGMAP\_CRC Register (Address = 3Eh) [reset = 0000h]

The REGMAP\_CRC register is shown in 图 8-49 and described in 表 8-37.

Return to the Summary Table.

#### 图 8-49. REGMAP\_CRC Register

15	14	13	12	11	10	9	8	
REG_CRC[15:8]								
R-0000000000000b								
7	6	5	4	3	2	1	0	
REG_CRC[7:0]								
R-0000000000000b								

## 表 8-37. REGMAP\_CRC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	REG_CRC[15:0]	R	00000000 00000000b	Register map CRC



## 8.6.26 RESERVED Register (Address = 3Fh) [reset = 0000h]

The RESERVED register is shown in 图 8-50 and described in 表 8-38.

Return to the Summary Table.

## 图 8-50. RESERVED Register




表 8-38. RESERVED Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	RESERVED	R/W	00000000 00000000b	Reserved, Always write 000000000000000b

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 9.1 Application Information

#### 9.1.1 Unused Inputs and Outputs

Leave any unused analog inputs floating or connect them to AGND.

Do not float unused digital inputs because excessive power-supply leakage current can result. Tie all unused digital inputs to the appropriate levels, DVDD or DGND. Leave the  $\overline{DRDY}$  pin unconnected or connect this pin to DVDD using a weak pullup resistor if unused.

#### 9.1.2 Antialiasing

An analog low-pass filter is required in front of each of the channel inputs to prevent out-of-band noise and interferers from coupling into the band of interest. Because the ADS131M03-Q1 is a delta-sigma ADC, the integrated digital filter provides substantial attenuation for frequencies outside of the band of interest up to the frequencies adjacent to  $f_{MOD}$ . Therefore, a single-order RC filter provides sufficient antialiasing protection in the vast majority of applications.

Choosing the values of the resistor and capacitor depends on the desired cutoff frequency, limiting source impedance for the ADC inputs, and providing enough instantaneous charge to the ADC input sampling circuit through the filter capacitor. 

■ 9-1 shows the recommended filter component values. These recommendations are sufficient for CLKIN frequencies between 2 MHz and 8.2 MHz.




图 9-1. Recommended Antialiasing Circuitry

#### 9.1.3 Minimum Interface Connections

₹ 9-2 depicts how the ADS131M03-Q1 can be configured for the minimum number of interface pins. This configuration is useful when using data isolation to minimize the number of isolation channels required or when the microcontroller (MCU) pins are limited.

The CLKIN pin requires an LVCMOS clock that can be either generated by the MCU or created using a local LVCMOS output device. Tie the  $\overline{SYNC}/\overline{RESET}$  pin to DVDD in hardware if unused. The  $\overline{DRDY}$  pin can be left floating if unused. Connect either  $\overline{SYNC}/\overline{RESET}$  or  $\overline{DRDY}$  to the MCU to ensure the MCU stays synchronized to ADC conversions. If the MCU provides CLKIN, the CLKIN periods can be counted to determine the sample period rather than forcing synchronization using the  $\overline{SYNC}/\overline{RESET}$  pin or monitoring the  $\overline{DRDY}$  pin. Synchronization cannot be regained if a bit error occurs on the clock and samples can be missed if the  $\overline{SYNC}/\overline{RESET}$  or  $\overline{DRDY}$  pins are not used.  $\overline{CS}$  can be tied low in hardware if the ADS131M03-Q1 is the only device on the SPI bus. Ensure the data input and output CRC are enabled and are used to guard against faulty register reads and writes if  $\overline{CS}$  is tied low permanently.




图 9-2. Minimum Connections Required to Operate the ADS131M03-Q1

## 9.1.4 Multiple Device Configuration

Multiple ADS131M03-Q1 devices can be arranged to capture all signals simultaneously. The same clock must be provided to all devices and the SYNC/RESET pins must be strobed simultaneously at least one time to align the sample periods internally between devices. The phase settings of each device can be changed uniquely, but the host must take care to record which channel in the group of devices represents the *zero* phase.

The devices can also share the SPI bus where only the  $\overline{CS}$  pins for each device are unique. Each device can be addressed sequentially by asserting  $\overline{CS}$  for the device that the host wishes to communicate with. The DOUT pin remains high impedance when the  $\overline{CS}$  pin is high, allowing the DOUT lines to be shared between devices as long as no two devices sharing the bus simultaneously have their  $\overline{CS}$  pins low.  $\underline{\$}$  9-3 shows multiple devices configured for simultaneous data acquisition while sharing the SPI bus.

Monitoring the DRDY output of only one of the devices is sufficient because all devices convert simultaneously.




图 9-3. Multiple Device Configuration



# 9.1.5 Troubleshooting

表 9-1 lists common issues faced when designing with the ADS131M03-Q1 and the corresponding solutions. This list is not comprehensive.

表 9-1. Troubleshooting Common Issues Using the ADS131M03-Q1

ISSUE	POSSIBLE ROOT CAUSE	POSSIBLE SOLUTION
The DRDY pin is toggling at half the expected frequency.	ADC conversion data are not being read. The two-deep ADC data FIFO overflows and triggers DRDY one time every two ADC data periods.	Read data after each DRDY falling edge after following the recommendations given in the Collecting Data for the First Time or After a Pause in Data Collection section.
The F_RESYNC bit is set in the STATUS word even though this bit was already cleared.	The SYNC/RESET pin is being toggled asynchronously to CLKIN.	The SYNC/RESET pin functions as a constant synchronization check, rather than a convert start pin. See the Synchronization section for more details on the intended usage of the SYNC/RESET pin.
The same ADC conversion data are output twice before changing.	The entire frame is not being sent to the ADC. The ADC does not recognize data as being read.	Read all data words in the output data frame, including those for channels that are disabled.



# 9.2 Typical Application

This section describes a typical battery management system (BMS) application circuit using the ADS131M03-Q1. The device serves the following primary functions in this BMS:

- · Measure battery current with high resolution and accuracy using a low-side current shunt sensor
- · Measure peak currents and detect overcurrent or short-circuit conditions
- · Measure battery-pack voltage using a high-voltage resistor divider




图 9-4. ADS131M03-Q1 in a Typical Battery Management System Application

## 9.2.1 Design Requirements

表 9-2. Design Requirements

ge o zi booigii recquironioneo								
DESIGN PARAMETER	VALUE							
Current Measurement								
Current measurement range	±5 kA							
Current shunt value	35 μΩ							
Update rate	1 ms							
Battery-Pack Voltage Measurement								
Voltage measurement range	0 V to 800 V							



### 9.2.2 Detailed Design Procedure

The following sections provide guidelines for selecting the external components and the configuration of the ADS131M03-Q1 for the various measurements in this application example.

#### 9.2.2.1 Current Shunt Measurement

In a typical BMS, the current through the shunt resistor must be measured in both directions for charging and discharging the battery pack. In an overcurrent or short-circuit condition, the current can be as high as  $I_{BAT\_MAX}$  =  $\pm 5$  kA in this example application. Therefore, the maximum voltage drop across the shunt is up to  $V_{SHUNT}$  =  $R_{SHUNT} \times I_{BAT\_MAX}$  = 35  $\mu\Omega \times \pm 4$  kA =  $\pm 140$  mV.

To measure this shunt voltage, configure channel 1 of the ADS131M03-Q1 for gain = 8, which allows differential voltage measurements of  $V_{\text{IN1}} = V_{\text{AIN1P}} - V_{\text{AIN1N}} = \pm V_{\text{REF}}$  / 8 =  $\pm 1.2$  V / 8 =  $\pm 150$  mV. The integrated charge pump in the device allows voltage measurements 1.3 V below AGND while using a unipolar analog power supply. This bipolar voltage measurement capability is important because one side of the shunt is connected to the same GND potential as the AGND pin of the ADS131M03-Q1, which means that the absolute voltage that the device must measure is up to 140 mV below AGND.

To enable fast overcurrent detection within 1 ms while providing high accuracy and resolution, operate the ADS131M03-Q1 at 4 kSPS (OSR = 1024, high-resolution mode) using global-chop mode. Global-chop mode enables measurements with minimal offset error over temperature and time. The conversion time using these settings is 0.754 ms according to 方程式 9. The input-referred noise is approximately 2.70  $\mu V_{RMS}$  /  $\sqrt{2}$  = 1.91  $\mu V_{RMS}$  following the explanations in the *Noise Measurements* section. Thus, currents as small as 1.91  $\mu V_{RMS}$  / 35  $\mu \Omega$  = 55 mA can be resolved. The resolution can be further improved by averaging the conversion results over a longer period of time in the microcontroller that interfaces with the ADS131M03-Q1.

## 9.2.2.2 Battery Pack Voltage Measurement

The 800-V battery-pack voltage is divided down to the voltage range of the ADS131M03-Q1 using a high-voltage resistor divider ( $R_{H1}$ ,  $R_{H2}$ ,  $R_{H3}$ , and  $R_{L}$ ). Gain = 1 is used for channel 0 in this case to allow differential voltage measurements of  $V_{IN0} = V_{AIN0P} - V_{AIN0N} = \pm 1.2$  V. The battery-pack voltage measurement is a unipolar, single-ended measurement. Thus, only the voltage range from 0 V to 1.2 V of the ADS131M03-Q1 is used. 方程式 11 calculates the resistor divider ratio.

$$V_{IN} / V_{BAT MAX} = 1.2 \text{ V} / 800 \text{ V} = R_L / (R_L + R_{H1} + R_{H2} + R_{H3})$$
 (11)

The leakage current drawn by the resistor divider must be less than 100  $\mu$ A in this example to avoid unnecessarily draining the battery. The resistance of the divider must therefore be larger than  $R_{TOTAL} \ge V_{BAT\_MAX} / I_{LEAKAGE} = 800 \text{ V} / 100 \ \mu\text{A} = 8 \ \text{M}\Omega$ . The resistor values are chosen as  $R_{H1} = R_{H2} = R_{H3} = 2.8 \ \text{M}\Omega$  and  $R_L = 12.4 \ \text{k}\Omega$ . Thus, the maximum voltage across  $R_L$  is 1.18 V at  $V_{BAT\_MAX} = 800 \ \text{V}$ , leaving some headroom to the maximum input voltage of 1.2 V of the ADS131M03-Q1.

The maximum resistance of a single resistor that can be used in an automotive circuit design is often limited to a certain value. Also, the maximum voltage a single resistor can withstand is limited. These reasons are why the high-side resistor of the divider is split into multiple resistors ( $R_{H1}$ ,  $R_{H2}$ , and  $R_{H3}$ ). Another reason is that in case a single resistor has a short-circuit fault, the remaining resistors still limit the current into the ADS131M03-Q1 analog input pin (AIN0P) to safe levels.

# 9.2.3 Application Curve

₹ 9-5 shows the gain error of the current measurement (ADC channel 1) over temperature excluding the error of the shunt. The gain error is calibrated at 25°C.




图 9-5. Gain Error vs Temperature



## 9.3 Power Supply Recommendations

#### 9.3.1 CAP Pin Behavior

The ADS131M03-Q1 core digital voltage of 1.8 V is created from an internal LDO from DVDD. The CAP pin outputs the LDO voltage created from the DVDD supply and requires an external bypass capacitor. When operating from DVDD > 2.7 V, place a 220-nF capacitor on the CAP pin to DGND. If DVDD  $\leq$  2 V, tie the CAP pin directly to the DVDD pin and decouple the star-connected pins using a 100-nF capacitor to DGND.

#### 9.3.2 Power-Supply Sequencing

The power supplies can be sequenced in any order but the analog and digital inputs must never exceed the respective analog or digital power-supply voltage limits.

### 9.3.3 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. AVDD and DVDD must each be decoupled with a 1-µF capacitor. Place the bypass capacitors as close to the power-supply pins of the device as possible with low-impedance connections. Using multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics are recommended for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins can offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. The analog and digital ground are recommended to be connected together as close to the device as possible.

#### 9.4 Layout

## 9.4.1 Layout Guidelines

For best performance, dedicate an entire PCB layer to a ground plane and do not route any other signal traces on this layer. However, depending on restrictions imposed by specific end equipment, a dedicated ground plane may not be practical. If ground plane separation is necessary, make a direct connection of the planes at the ADC. Do not connect individual ground planes at multiple locations because this configuration creates ground loops.

Route digital traces away from all analog inputs and associated components in order to minimize interference.

Use C0G capacitors on the analog inputs. Use ceramic capacitors (for example, X7R grade) for the power-supply decoupling capacitors. High-K capacitors (Y5V) are not recommended. Place the required capacitors as close as possible to the device pins using short, direct traces. For optimum performance, use low-impedance connections on the ground-side connections of the bypass capacitors.

When applying an external clock, be sure the clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot. Glitches present on the clock input can lead to noise within the conversion data.

## 9.4.2 Layout Example

₹ 9-6 shows an example layout of the ADS131M03-Q1 requiring a minimum of two PCB layers. In general, analog signals and planes are partitioned to the left and digital signals and planes to the right.




图 9-6. Layout Example



# 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet

## 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 22-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADS131M03QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	A131M03Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司