

## UCC2742x-Q1 具有使能端的双路 4A 高速低侧 MOSFET 驱动器

### 1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 1：-40°C 至 +125°C 环境温度范围
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C6
- 业界通用引脚排列
- 每个驱动器的使能功能
- 高电流驱动能力： $\pm 4A$
- 独特的双极和 CMOS 真正驱动输出级在 MOSFET 米勒阈值提供高电流
- 与 TTL 和 CMOS 兼容的与电源电压无关的输入
- 1.8nF 负载时的上升时间和下降时间典型值分别为 20ns 和 15ns
- 输入下降和上升时的典型传播延迟时间分别为 25ns 和 35ns
- 4V 至 15V 电源电压
- 可以并联双输出以获得更高的驱动电流
- 采用热增强型 MSOP PowerPAD™ 封装
- 额定温度为 -40°C 至 +125°C

### 2 应用

- 开关模式电源
- 直流/直流转换器
- 电机控制器
- 线路驱动器
- D 类开关放大器

### 3 说明

UCC2742x-Q1 系列器件是高速双路 MOSFET 驱动器，可向容性负载提供较大的峰值电流。提供两种标准逻辑选项：双反相驱动器和双同相驱动器。它们采用标准 8 引脚 SOIC (D) 封装。热增强型 8 引脚 PowerPAD 封装 MSOP 封装 (DGN) 大大降低了热阻以改善长期可靠性。


通过使用本身能够更大限度减少击穿电流的设计，这些驱动器可在 MOSFET 开关切换期间，在米勒平坦区域提供最需要的 4A 电流。独特的双极和 MOSFET 混合输出级并联，可在低电源电压下实现高效的拉电流和灌电流。

UCC2742x-Q1 提供使能 (ENBL) 功能，以更好地控制驱动器应用的运行。在引脚 1 和 8 上实现了 ENBA 和 ENBB，之前这些引脚在业界通用引脚排列中未使用。它们内部上拉至  $V_{DD}$  电源以实现高电平有效逻辑运行，并且可保持断开连接状态以实现标准运行。

#### 器件信息

器件型号 <sup>(1)</sup>	封装	封装尺寸 (标称值)
UCC2742x-Q1	SOIC (8)	4.90mm × 3.91mm
	MSOP 具有 PowerPAD (8)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



Copyright © 2016, Texas Instruments Incorporated

方框图



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>19</b>
<b>2 应用</b> .....	<b>1</b>	8.1 Application Information.....	19
<b>3 说明</b> .....	<b>1</b>	8.2 Typical Application.....	19
<b>4 Device Comparison Table</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>24</b>
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>24</b>
<b>6 Specifications</b> .....	<b>6</b>	10.1 Layout Guidelines.....	24
6.1 Absolute Maximum Ratings.....	6	10.2 Layout Example.....	25
6.2 ESD Ratings.....	6	10.3 Thermal Considerations.....	25
6.3 Recommended Operating Conditions.....	6	<b>11 Device and Documentation Support</b> .....	<b>26</b>
6.4 Thermal Information.....	6	11.1 Device Support.....	26
6.5 Electrical Characteristics.....	8	11.2 Documentation Support.....	26
6.6 Switching Characteristics.....	9	11.3 接收文档更新通知.....	26
6.7 Dissipation Ratings.....	10	11.4 支持资源.....	26
6.8 Typical Characteristics.....	11	11.5 Trademarks.....	26
<b>7 Detailed Description</b> .....	<b>16</b>	11.6 静电放电警告.....	26
7.1 Overview.....	16	11.7 术语表.....	26
7.2 Functional Block Diagram.....	16	<b>12 Revision History</b> .....	<b>27</b>
7.3 Feature Description.....	16	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>27</b>
7.4 Device Functional Modes.....	18		

## 4 Device Comparison Table

ORDERABLE PART NUMBER <sup>(1)</sup>	CONFIGURATION
UCC27423QDGNRQ1	Dual Inverting
UCC27424QDGNRQ1	Dual Noninverting
UCC27423QDRQ1	Dual Inverting
UCC27424QDRQ1	Dual Noninverting
UCC27425QDRQ1	One Inverting, One Noninverting

(1) For the most current package and ordering information, see 节 13, or see the TI web site at [www.ti.com](http://www.ti.com).

## 5 Pin Configuration and Functions




图 5-1. UCC27423-Q1: D or DGN Package 8-Pin SOIC or MSOP With PowerPAD Dual Inverting, Top View




图 5-2. UCC27424-Q1: D or DGN Package 8-Pin SOIC or MSOP With PowerPAD Dual Noninverting, Top View




图 5-3. UCC27425-Q1: D Package 8-Pin SOIC One Inverting, One Noninverting, Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	ENBA	I	Enable input for the driver A with logic-compatible threshold and hysteresis. The driver output can be enabled and disabled with this pin. It is internally pulled up to $V_{DD}$ with 100-k $\Omega$ resistor for active high operation. The output state when the device is disabled is low, regardless of the input state.
2	INA	I	Input A. Input signal of the A driver which has logic-compatible threshold and hysteresis. If not used, this input must be tied to either $V_{DD}$ or GND. It must not be left floating.
3	GND	—	Common ground. This ground must be connected very closely to the source of the power MOSFET which the driver is driving.
4	INB	I	Input B. Input signal of the B driver which has logic-compatible threshold and hysteresis. If not used, this input must be tied to either $V_{DD}$ or GND. It must not be left floating.
5	OUTB	O	Driver output B. The output stage is capable of providing 4-A drive current to the gate of a power MOSFET.
6	VDD	—	Supply voltage and the power input connection for this device.

**表 5-1. Pin Functions (续)**

PIN		I/O	DESCRIPTION
NO.	NAME		
7	OUTA	O	Driver output A. The output stage is capable of providing 4-A drive current to the gate of a power MOSFET.
8	ENBB	I	Enable input for the driver B with logic-compatible threshold and hysteresis. The driver output can be enabled and disabled with this pin. It is internally pulled up to $V_{DD}$ with 100-k $\Omega$ resistor for active-high operation. The output state when the device is disabled is low, regardless of the input state.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		– 0.3	16	V
I <sub>OUT</sub>	Output current	DC		0.3	A
		Pulsed, 0.5 μs		4.5	
V <sub>IN</sub>	Input voltage	INA, INB	– 5	6 <sup>(3)</sup> or (V <sub>DD</sub> + 0.3) <sup>(3)</sup>	V
V <sub>EN</sub>	Enable voltage	ENBA, ENBB	– 0.3	6 <sup>(3)</sup> or (V <sub>DD</sub> + 0.3) <sup>(3)</sup>	V
P <sub>D</sub>	Power dissipation	T <sub>A</sub> = 25°C (D package)		650	mW
		T <sub>A</sub> = 25°C (DGN package)		3	W
T <sub>J</sub>	Junction operating temperature		– 55	150	°C
T <sub>stg</sub>	Storage temperature		– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND. Currents are positive into, negative out of, the specified terminal.
- (3) Whichever is larger.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		4	15	V
INA	Input voltage		– 2	15	V
INB					
ENA	Enable voltage		0	15	V
ENB					
T <sub>J</sub>	Operating junction temperature		– 40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCC2742x-Q1		UNIT
		D (SOIC)	DGN (MSOP With PowerPAD)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	112.6	63	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	61.5	53.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	52.8	35.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	15.8	1.9	°C/W

## 6.4 Thermal Information (续)

THERMAL METRIC <sup>(1)</sup>		UCC2742x-Q1		UNIT
		D (SOIC)	DGN (MSOP With PowerPAD)	
		8 PINS	8 PINS	
$\psi_{JB}$	Junction-to-board characterization parameter	52.3	35.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	11.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

$V_{DD} = 4.5\text{ V to }15\text{ V}$ ,  $T_A = -40^\circ\text{C to }125^\circ\text{C}$ ,  $T_A = T_J$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
INPUT (INA, INB)								
V <sub>IH</sub>	Logic 1 input threshold		1.6	2.2	2.5	V		
V <sub>IL</sub>	Logic 0 input threshold		0.8	1.2	1.5	V		
I <sub>IN</sub>	Input current	V <sub>IN</sub> = 0 V to V <sub>DD</sub>	- 10	0	10	μ A		
OUTPUT (OUTA, OUTB)								
I <sub>OUT</sub>	Output current	V <sub>DD</sub> = 14 V <sup>(1)</sup>		4		A		
R <sub>OH</sub>	Output resistance high	I <sub>OUT</sub> = - 10 mA, <sup>(2)</sup>		1.2	2.5	Ω		
R <sub>OL</sub>	Output resistance low	I <sub>OUT</sub> = 10 mA, <sup>(2)</sup>		0.7	1.2	Ω		
ENABLE (ENBA, ENBB)								
V <sub>IN_H</sub>	High-level input voltage	Low-to-high transition	1.7	2.4	2.9	V		
V <sub>IN_L</sub>	Low-level input voltage	High-to-low transition	1.1	1.8	2.2	V		
	Hysteresis		0.15	0.55	0.9	V		
R <sub>ENBL</sub>	Enable impedance	V <sub>DD</sub> = 14 V, ENBL = GND	75	100	145	kΩ		
OVERALL								
I <sub>DD</sub>	Operating current	UCC27423-Q1	INA = 0 V	INB = 0 V	900	1350	μA	
				INB = High	750	1100		
			INA = High	INB = 0 V	750	1100		
				INB = High	600	900		
			UCC27424-Q1	INA = 0 V	INB = 0 V	300		450
					INB = High	750		1100
		INA = High		INB = 0 V	750	1100		
				INB = High	1200	1800		
		UCC27425-Q1	INA = 0 V	INB = 0 V	600	900		
				INB = High	1050	1600		
			INA = High	INB = 0 V	450	700		
				INB = High	900	1350		
			All	INA = 0 V	INB = 0 V	300		450
					INB = High	450		700
		INA = High		INB = 0 V	450	700		
				INB = High	600	900		
Disabled, V <sub>DD</sub> = 15 V, ENBA = ENBB = 0 V	All	INA = 0 V		INB = 0 V	300	450		
				INB = High	450	700		
		INA = High	INB = 0 V	450	700			
			INB = High	600	900			

(1) Parameter not tested in production

(2) Output pullup resistance in this table is a DC measurement that measures resistance of PMOS structure only (not N-channel structure).




## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SWITCHING TIME							
t <sub>r</sub>	Rise time (OUTA, OUTB)	C <sub>LOAD</sub> = 1.8 nF <sup>(1)</sup>			20	40	ns
t <sub>f</sub>	Fall time (OUTA, OUTB)	C <sub>LOAD</sub> = 1.8 nF <sup>(1)</sup>			15	40	ns
t <sub>D1</sub>	Delay time, IN rising (IN to OUT)	C <sub>LOAD</sub> = 1.8 nF <sup>(1)</sup>			25	50	ns
t <sub>D2</sub>	Delay time, IN falling (IN to OUT)	C <sub>LOAD</sub> = 1.8 nF <sup>(1)</sup>	UCC27423-Q1, UCC27424-Q1		35	60	ns
			UCC27425-Q1		35	70	
ENABLE (ENBA, ENBB)							
t <sub>D3</sub>	Propagation delay time <sup>(3)</sup>	C <sub>LOAD</sub> = 1.8 nF <sup>(1) (2)</sup>			30	60	ns
t <sub>D4</sub>	Propagation delay time <sup>(3)</sup>	C <sub>LOAD</sub> = 1.8 nF <sup>(1) (2)</sup>			100	150	ns

- (1) Specified by design  
(2) Not production tested  
(3) See 图 6-2



The 10% and 90% thresholds depict the dynamics of the bipolar output devices that dominate the power MOSFET transition through the Miller regions of operation.

**图 6-1. Switching Waveforms for (a) Inverting Driver and (b) Noninverting Driver**



The 10% and 90% thresholds depict the dynamics of the bipolar output devices that dominate the power MOSFET transition through the Miller regions of operation.

图 6-2. Switching Waveform for Enable to Output

## 6.7 Dissipation Ratings

PACKAGE	$\theta_{JC}$ ( $^{\circ}\text{C/W}$ )	$\theta_{JA}$ ( $^{\circ}\text{C/W}$ )	POWER RATING $T_A = 70^{\circ}\text{C}$ (mW) <sup>(1)</sup>
D (SOIC-8)	42	84 to 160 <sup>(2)</sup>	344 to 655 <sup>(2)</sup>
DGN (MSOP PowerPAD) <sup>(3)</sup>	11.9	63	873

- (1) 125°C operating junction temperature is used for power rating calculations.
- (2) The range of values indicates the effect of the PCB. These values are intended to give the system designer an indication of the best- and worst-case conditions. In general, the system designer should attempt to use larger traces on the PCB, where possible, to spread the heat away from the device more effectively.
- (3) The PowerPAD is not directly connected to any leads of the package. However, it is electronically and thermally connected to the substrate which is the ground of the device.

## 6.8 Typical Characteristics




图 6-3. Supply Current vs Frequency




图 6-4. Supply Current vs Frequency




图 6-5. Supply Current vs Frequency




图 6-6. Supply Current vs Frequency




图 6-7. Supply Current vs Supply Voltage




图 6-8. Supply Current vs Supply Voltage

## 6.8 Typical Characteristics (continued)




图 6-9. Supply Current vs Supply Voltage (UCC27423-Q1)




图 6-10. Supply Current vs Supply Voltage (UCC27424-Q1)




图 6-11. Supply Current vs Supply Voltage (UCC27425-Q1)




图 6-12. Rise Time and Fall Time Temperature (UCC27423-Q1)




图 6-13. Rise Time vs Supply Voltage




图 6-14. Fall Time vs Supply Voltage

## 6.8 Typical Characteristics (continued)




图 6-15. Delay Time ( $t_{D1}$ ) vs Supply Voltage (UCC27423-Q1)




图 6-16. Delay Time ( $t_{D2}$ ) vs Supply Voltage (UCC27423-Q1)




图 6-17. Enable Threshold and Hysteresis vs Temperature




图 6-18. Enable Resistance vs Temperature




图 6-19. Output Behavior vs Supply Voltage (Inverting)




图 6-20. Output Behavior vs Supply Voltage (Inverting)

## 6.8 Typical Characteristics (continued)




图 6-21. Output Behavior vs VDD (Inverting)




图 6-22. Output Behavior vs VDD (Inverting)




图 6-23. Output Behavior vs VDD (Noninverting)




图 6-24. Output Behavior vs VDD (Noninverting)




图 6-25. Output Behavior vs VDD (Noninverting)






图 6-26. Output Behavior vs VDD (Noninverting)

## 6.8 Typical Characteristics (continued)





**6-27. Input Threshold vs Supply Voltage**

## 7 Detailed Description

### 7.1 Overview

The UCC2742x-Q1 family of high-speed dual MOSFET drivers can deliver large peak currents into capacitive loads. The UCC27423-Q1 offers these standard logic options: dual-inverting drivers, dual noninverting drivers, and one inverting, one noninverting driver. The thermally enhanced 8-pin PowerPAD MSOP package (DGN) drastically lowers the thermal resistance to improve long-term reliability. It is also offered in the standard 8-pin SOIC (D) package. Using a design that inherently minimizes shoot-through current, these drivers deliver 4 A of current where it is needed most at the Miller plateau region during the MOSFET switching transition. A unique Bipolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing and sinking at low supply voltages.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 7.3 Feature Description

#### 7.3.1 Input Stage

The input thresholds have a 3.3-V logic sensitivity over the full range of  $V_{DD}$  voltages; yet it is equally compatible with 0 to  $V_{DD}$  signals. The inputs of UCC2742x-Q1 drivers are designed to withstand 500-mA reverse current without either damage to the IC for logic upset. The input stage of each driver must be driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times ( $< 200$  ns). The input stages to the drivers function as a digital gate, and they are not intended for applications where a slow changing input voltage is used to generate a switching output when the logic threshold of the input section is reached. While this may not be harmful to the driver, the output of the driver may switch repeatedly at a high frequency.

Users should not attempt to shape the input signals to the driver in an attempt to slow down (or delay) the signal at the output. If limiting the rise or fall times to the power device is desired, limit the rise or fall times to the power device, then an external resistance can be added between the output of the driver and the load device, which is generally a power MOSFET gate. The external resistor may also help remove power dissipation from the device package, as discussed in the [节 10.3](#).

#### 7.3.2 Output Stage

Inverting outputs of the UCC2742x-Q1 are intended to drive external P-channel MOSFETs. Noninverting outputs of the UCC2742x-Q1 are intended to drive external N-channel MOSFETs.

Each output stage is capable of supplying  $\pm 4$ -A peak current pulses and swings to both  $V_{DD}$  and GND. The pullup and pulldown circuits of the driver are constructed of bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the  $R_{DS(on)}$  of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor. Each output stage also provides a very low impedance to overshoot



and undershoot due to the body diode of the external MOSFET. This means that in many cases, external Schottky-clamp diodes are not required.

The UCC2742x-Q1 family delivers the 4-A gate drive where it is most needed during the MOSFET switching transition—at the Miller plateau region—providing improved efficiency gains. A unique bipolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing at low supply voltages.


### 7.3.3 Enable

The UCC2742x-Q1 devices provide dual enable inputs for improved control of each driver channel operation. The inputs incorporate logic-compatible thresholds with hysteresis. They are internally pulled up to  $V_{DD}$  with 100-k $\Omega$  resistor for active-high operation. When ENBA and ENBB are driven high, the drivers are enabled; when ENBA and ENBB are low, the drivers are disabled. The default state of the enable pin is to enable the driver and, therefore, can be left open for standard operation. The output states when the drivers are disabled is low, regardless of the input state. See 表 7-1 for operation using enable logic.

Enable inputs are compatible with both logic signals and slowly-changing analog signals. They can be directly driven, or a power-up delay can be programmed with a capacitor between ENBA/ENBB and GND. ENBA and ENBB control input A and input B, respectively.

### 7.3.4 Parallel Outputs

The A and B drivers may be combined into a single driver by connecting the INA/INB inputs together and the OUTA/OUTB outputs together. Then, a single signal can control the paralleled combination as shown in 图 7-1.



Copyright © 2016, Texas Instruments Incorporated

图 7-1. Parallel Outputs

### 7.3.5 Operational Waveforms and Circuit Layout

图 7-2 shows the circuit performance achievable with a single driver (half of the 8-pin IC) driving a 10-nF load. The input pulse width (not shown) is set to 300 ns to show both transitions in the output waveform. Note the linear rise and fall edges of the switching waveforms. This is due to the constant output current characteristic of the driver as opposed to the resistive output impedance of traditional MOSFET-based gate drivers.




图 7-2. Pulse Response

In a power driver operating at high frequency, it is a significant challenge to get clean waveforms without much overshoot or undershoot and ringing. The low output impedance of these drivers produces waveforms with high  $di/dt$ . This tends to induce ringing in the parasitic inductances. Use the upmost care in the circuit layout. It is advantageous to connect the driver IC as close as possible to the leads. The driver IC layout has ground on the opposite side of the output, so the ground must be connected to the bypass capacitors and the load with copper trace as wide as possible. These connections must also be made with a small enclosed loop area to minimize the inductance.

### 7.3.6 $V_{DD}$

Although quiescent  $V_{DD}$  current is very low, total supply current is higher, depending on OUTA and OUTB current and the programmed oscillator frequency. Total  $V_{DD}$  current is the sum of quiescent  $V_{DD}$  current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge ( $Q_g$ ), average OUT current can be calculated from 方程式 1.

$$I_{OUT} = Q_g \times f \quad (1)$$

where

- $f$  is frequency

For the best high-speed circuit performance, TI recommends two  $V_{DD}$  bypass capacitors to prevent noise problems. TI highly recommends using surface-mount components. A 0.1- $\mu$ F ceramic capacitor must be located closest to the  $V_{DD}$  to ground connection. In addition, a larger capacitor (such as 1  $\mu$ F) with relatively low ESR must be connected in parallel, to help deliver the high current peaks to the load. The parallel combination of capacitors must present a low impedance characteristic for the expected current levels in the driver application.

## 7.4 Device Functional Modes

With  $V_{DD}$  power supply in the range of 4 V to 16 V, the output stage is dependent on the states of the HI and LI pins. 表 7-1 shows the UCC2742x-Q1 truth table.

表 7-1. Input and Output Logic Table

ENBA	ENBB	INPUTS ( $V_{IN\_L}$ , $V_{IN\_H}$ )		UCC27423-Q1		UCC27424-Q1		UCC27425-Q1	
		INA	INB	OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
H	H	L	L	H	H	L	L	H	L
H	H	L	H	H	L	L	H	H	H
H	H	H	L	L	H	H	L	L	L
H	H	H	H	L	L	H	H	L	H
L	L	X	X	L	L	L	L	L	L

Importantly, if INA and INB are not used, they must be tied to either VDD or GND; they must not be left floating.

## 8 Application and Implementation

### 备注


以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

High-frequency power supplies often require high-speed, high-current drivers such as the UCC2742x-Q1 family. A leading application is the need to provide a high-power buffer stage between the PWM output of the control IC and the gates of the primary power MOSFET or IGBT switching devices. In other cases, the driver IC is used to drive the power device gates through a drive transformer. Synchronous rectification supplies also have the need to simultaneously drive multiple devices which can present an extremely large load to the control circuitry.

Driver ICs are used when it is not feasible to have the primary PWM regulator IC directly drive the switching devices for one or more reasons. The PWM IC may not have the brute drive capability required for the intended switching MOSFET, limiting the switching performance in the application. In other cases, there may be a desire to minimize the effect of high-frequency switching noise by placing the high current driver physically close to the load. Also, newer ICs that target the highest operating frequencies may not incorporate onboard gate drivers at all. Their PWM outputs are only intended to drive the high impedance input to a driver such as the UCC2742x-Q1. Finally, the control IC may be under thermal stress due to power dissipation, and an external driver can help by moving the heat from the controller to an external package.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 8-1. UCC2742x-Q1 Driving Two Independent MOSFETs

#### 8.2.1 Design Requirements

To select proper device from UCC2742x-Q1 family, TI recommends first checking the appropriate logic for the outputs. The UCC27423-Q1 has dual inverting outputs, the UCC27424-Q1 has dual noninverting outputs, and the UCC27425-Q1 has an inverting channel A and noninverting channel B. Moreover, evaluate some considerations to make the most appropriate selection. Among these considerations are  $V_{DD}$ , drive current, and power dissipation.


## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Source and Sink Capabilities During Miller Plateau

Large power MOSFETs present a large load to the control circuitry. Proper drive is required for efficient, reliable operation. The UCC2742x-Q1 drivers have been optimized to provide maximum drive to a power MOSFET during the Miller plateau region of the switching transition. This interval occurs while the drain voltage is swinging between the voltage levels dictated by the power topology, requiring the charging and discharging of the drain-gate capacitance with current supplied or removed by the driver device.


Two circuits are used to test the current capabilities of the UCC2742x-Q1 driver. In each case, external circuitry is added to clamp the output near 5 V while the IC is sinking or sourcing current. An input pulse of 250 ns is applied at a frequency of 1 kHz in the proper polarity for the respective test. In each test, there is a transient period where the current peaked up and then settled down to a steady-state value. The noted current measurements are made at a time of 200 ns after the input pulse is applied, after the initial transient.

The circuit in [图 8-2](#) is used to verify the current sink capability when the output of the driver is clamped around 5 V, a typical value of gate-source voltage during the Miller plateau region. The UCC2742x-Q1 is found to sink 4.5 A at  $V_{DD} = 15$  V and 4.28 A at  $V_{DD} = 12$  V.



**图 8-2. Current Sink Capability Test**

The circuit show in [图 8-3](#) is used to test the current source capability with the output clamped around 5 V with a string of Zener diodes. The UCC2742x-Q1 is found to source 4.8 A at  $V_{DD} = 15$  V and 3.7 A at  $V_{DD} = 12$  V.



$$P = 10 \text{ nF} \times (12 \text{ V})^2 \times (300 \text{ kHz}) = 0.432 \text{ W} \quad (4)$$

With a 12-V supply, this would equate to a current of [方程式 5](#).

$$I = \frac{P}{V} = \frac{0.432 \text{ W}}{12 \text{ V}} = 36 \text{ mA} \quad (5)$$

The actual current measured from the supply was 0.037 A, and is very close to the predicted value. But, consider the  $I_{DD}$  current that is due to the IC internal consumption. With no load, the IC current draw is 0.0027 A. Under this condition, the output rise and fall times are faster than with a load. This could lead to an almost insignificant, yet measurable current due to cross-conduction in the output stages of the driver. However, these small current differences are buried in the high-frequency switching spikes, and are beyond the measurement capabilities of a basic lab setup. The measured current with 10-nF load is reasonably close to that expected.

The switching load presented by a power MOSFET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain of the device between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge  $Q_g$ , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence  $Q_g = C_{\text{eff}}V$  to provide the power loss in [方程式 6](#).

$$P = C \times V^2 \times f = V \times Q_g \times f \quad (6)$$

[方程式 6](#) allows a power designer to calculate the bias power required to drive a specific MOSFET gate at a specific bias voltage.


### 8.2.3 Application Curves

[图 8-4](#) and [图 8-5](#) show rising and falling time and turnon and turnoff propagation delay testing waveform in room temperature for UCC27424-Q1, and waveform measurement data (see the bottom part of the waveform). Each channel, INA/INB/OUTA/OUTB, is labeled and displayed on the left hand of the waveforms.

The load capacitance testing condition is 1.8 nF,  $V_{DD} = 12 \text{ V}$ , and  $f = 300 \text{ kHz}$ .


HI and LI share one same input from function generator; therefore, besides the propagation delay and rising or falling time, the difference of the propagation delay between HO and LO gives the propagation delay matching data.

Note the linear rise and fall edges of the switching waveforms. This is due to the constant output current characteristic of the driver as opposed to the resistive output impedance of traditional MOSFET-based gate drivers.



CL = 1.8 nF, V<sub>DD</sub> = 12 V, f = 300 kHz

图 8-4. Rising Time and Turnon Propagation Delay



CL = 1.8 nF, V<sub>DD</sub> = 12 V, f = 300 kHz

图 8-5. Falling Time and Turnoff Propagation Delay

## 9 Power Supply Recommendations

The recommended bias supply voltage range for UCC2742x-Q1 is from 4 V to 15 V. The upper end of this range is driven by the absolute maximum voltage rating of the  $V_{DD}$  (16 V). TI recommends keeping proper margin to allow for transient voltage spikes. A local bypass capacitor must be placed between the VDD and GND pins. And this capacitor must be placed as close to the device as possible. A low ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100-nF ceramic surface-mount capacitor for high-frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor (220 nF to 10  $\mu$ F) for IC bias requirements.

## 10 Layout

### 10.1 Layout Guidelines

Optimum performance of gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

1. Low ESR or ESL capacitors must be connected close to the IC between VDD and GND pins to support high peak currents drawn from VDD during the turnon of the external MOSFETs.
2. Grounding considerations:
  - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This decreases the loop inductance and minimizes noise issues on the gate terminals of the MOSFETs. The gate driver must be placed as close as possible to the MOSFETs.
  - Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM controller at one, single point. The connected paths must be as short as possible to reduce inductance.
  - Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.
3. In noisy environments, tying inputs of an unused channel of the UCC2742x-Q1 device to VDD or GND using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output may be necessary.
4. Separate power traces and signal traces, such as output and input signals.



## 10.2 Layout Example




图 10-1. Recommended PCB Layout for UCC2742x-Q1

## 10.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the IC package. For a power driver to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC2742x-Q1 family of drivers is available in three different packages to cover a range of application requirements.

As shown in the power dissipation rating table, the 8-pin SOIC (D) package has a power rating of around 0.5 W with  $T_A = 70^\circ\text{C}$ . This limit is imposed in conjunction with the power derating factor also given in the 节 6.7 table. Note that the power dissipation in our earlier example is 0.432 W with a 10-nF load, 12 V<sub>DD</sub>, switched at 300 kHz. Thus, only one load of this size could be driven using the D package, even if the two onboard drivers are paralleled. The difficulties with heat removal limit the drive available in the older packages.

The 8-pin MSOP with PowerPAD (DGN) package significantly relieves this concern by offering an effective means of removing the heat from the semiconductor junction. As described in reference 2 of the 节 11.2.1, the PowerPAD packages offer a leadframe die pad that is exposed at the base of the package. This pad is soldered to the copper on the PCB directly underneath the IC package, reducing the  $R_{\theta JC(bot)}$  down to  $5.9^\circ\text{C/W}$ . Data is presented in reference 2 of 节 11.2.1 to show that the power dissipation can be quadrupled in the PowerPAD configuration when compared to the standard packages. The PCB must be designed with thermal lands and thermal vias to complete the heat removal subsystem. This allows a significant improvement in heat sinking over that available in the D package, and is shown to more than double the power capability of the D package. Note that the PowerPAD is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate which is the ground of the device.

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

1. [Practical Considerations in High Performance MOSFET, IGBT and MCT Gate Drive Circuits](#)
2. [PowerPad Thermally Enhanced Package](#)
3. [PowerPAD Made Easy](#)

#### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 11.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

#### 11.5 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.7 术语表

##### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision H (October 2016) to Revision I (November 2023)</b>	<b>Page</b>
• Deleted top-side marking and $T_A$ range from the Device Comparison Table. Refer to the Mechanical, Packaging, and Orderable Information for this information.....	3
• Changed ESD CDM rating value from $\pm 1500$ V to $\pm 1000$ V in ESD Ratings.....	6
• Changed input threshold voltage values, deleted $V_{OH}$ output high level and $V_{OL}$ output low level, changed output resistance high and output resistance low values and deleted Latch-up protection from Electrical Characteristics.....	8
• Changed UCC274323 to UCC27423 in 图 6-9, changed 图 6-27 and added -Q1 to part number in several graphs.....	11
<b>Changes from Revision G (May 2016) to Revision H (October 2016)</b>	<b>Page</b>
• Changed the UCC27424-Q1 pinout drawing to show two, noninverting channels.....	4
• Changed the units of the capacitors in the <i>Parallel Outputs</i> figure from mF to $\mu$ F.....	17
<b>Changes from Revision F (September 2012) to Revision G (May 2016)</b>	<b>Page</b>
• 新增了 ESD 等级表、特性说明部分、器件功能模式、应用和实现部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• 在特性和描述部分中添加了 MSOP 封装信息.....	1
<b>Changes from Revision E (July, 2012) to Revision F (September, 2012)</b>	<b>Page</b>
• Changed the word terminal to pin per new standards.....	4
• Removed derating factor column in dissipation ratings table, and changed the $\theta_{JC}$ value from 4.7 to 11.9, the $\theta_{JA}$ value from 50 - 59 to 63, and the power rating $T_A = 70^\circ\text{C}$ (mW) value from 1370 to 873 for the DGN package. ....	10

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">UCC27423QDGNRQ1</a>	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EADQ
UCC27423QDGNRQ1.A	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EADQ
<a href="#">UCC27423QDRQ1</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27423Q
UCC27423QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27423Q
<a href="#">UCC27424QDGNRQ1</a>	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	EPJQ
UCC27424QDGNRQ1.A	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	EPJQ
<a href="#">UCC27424QDRQ1</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27424Q
UCC27424QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27424Q
<a href="#">UCC27425QDRQ1</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27425Q
UCC27425QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27425Q

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF UCC27423-Q1, UCC27424-Q1, UCC27425-Q1 :**

- Catalog : [UCC27423](#), [UCC27424](#), [UCC27425](#)
- Enhanced Product : [UCC27423-EP](#), [UCC27424-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27423QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27423QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27424QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27424QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27425QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27423QDGNRQ1	HVSSOP	DGN	8	2500	353.0	353.0	32.0
UCC27423QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
UCC27424QDGNRQ1	HVSSOP	DGN	8	2500	350.0	350.0	43.0
UCC27424QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
UCC27425QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0

## GENERIC PACKAGE VIEW

**DGN 8**

**PowerPAD™ HVSSOP - 1.1 mm max height**

**3 x 3, 0.65 mm pitch**

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225482/B




DGN0008H



PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4229130/B 05/2024

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.


**DGN0008H**

# PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



## SOLDER MASK DETAILS

4229130/B 05/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
EXPOSED PAD 9:  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.91 X 2.01
0.125	1.71 X 1.80 (SHOWN)
0.15	1.56 X 1.64
0.175	1.45 X 1.52

4229130/B 05/2024

NOTES: (continued)


11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

**DGN0008B**

## PACKAGE OUTLINE

## HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
EXPOSED PAD 9:  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.10 X 2.21
0.125	1.88 X 1.98 (SHOWN)
0.15	1.72 X 1.81
0.175	1.59 X 1.67

4218837/B 03/2025

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.



**D0008A**

# PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月