







UCC23514 ZHCSMC4A - JUNE 2020 - REVISED OCTOBER 2020

# UCC23514 4A 拉电流、5A 灌电流、5.0kV<sub>RMS</sub> 光兼容 单通道隔离式栅极驱动器

# 1 特性

- 具有光兼容输入的 5.0kV<sub>RMS</sub> 单通道隔离式栅极驱
- 适用于光隔离式栅极驱动器的引脚对引脚普适版升
- 可输出 4.5A 峰值拉电流、5.3A 峰值灌电流
- 12V 至 33V 输出驱动器电源电压
- 轨到轨输出
- 105ns (最大值)传播延迟
- 25ns(最大值)器件间延迟匹配
- 35ns(最大值)脉宽失真度
- 150kV/µs(最小值)共模瞬态抗扰度(CMTI)
- 隔离栅寿命大于 50 年
- 输入级具有 13V 反极性电压处理能力
- DWV 封装, 爬电距离为 8.5mm
- 运行结温 T<sub>J</sub>: 40°C 至 +150°C
- 安全相关认证(计划):
  - 符合 DIN V VDE V0884-11:2017-01 标准的 7000V<sub>PK</sub> 增强型隔离
  - 符合 UL 1577 标准且长达 1 分钟的 5.0kV<sub>RMS</sub>
  - 符合 GB4943.1-2011 标准 的 CQC 认证

#### 2 应用

- 工业电机控制驱动
- 工业用电源, UPS
- 光伏逆变器
- 感应加热

#### 3 说明

UCC23514 是一款适用于 IGBT、MOSFET 和 SiC MOSFET 的光兼容单通道隔离式栅极驱动器,具有 4.5A 峰值拉电流和 5.3A 峰值灌电流以及 5.0kV<sub>RMS</sub> 增 强型隔离额定值。33V 的高电源电压范围允许使用双 极电源来有效驱动 IGBT 和 SiC 功率 FET。 UCC23514 可以驱动低侧和高侧电源 FET。与基于光 耦合器的标准栅极驱动器相比,此器件的主要特性可显 著提高性能和可靠性,同时在原理图和布局设计中保持 引脚对引脚兼容性。性能亮点包括高共模瞬态抗扰度 (CMTI)、低传播延迟和小脉宽失真。


严格的过程控制可实现较小的器件间偏移。输入级是仿 真二极管,这意味着与传统的 LED 相比,具有长期可 靠性和出色的老化特性。它采用 8 引脚表面贴装 7.5mm x 5.85mm ( 典型值 ) SOIC 封装, 爬电距离和 间隙 ≥ 8.5mm,来自材料组 I 的模压化合物的相对漏 电起痕指数 (CTI) > 600V。UCC23514 具有高性能和 高可靠性,非常适合所有类型的电机驱动器、光伏逆变 器、工业电源和电器。更高的工作温度为传统光耦合器 原来无法支持的应用开辟了机会。

UCC23514V 选项可在单个终端上提供栅极驱动输出。 对于需要分离栅极驱动输出的应用, UCC23514S 版本 提供两个单独的输出引脚 OUTH 和 OUTL。如果应用 需要的 UVLO 以单独 COM 引脚为基准,则适用于 UCC23514E 版本,它有助于实现双极栅极驱动电源应 用。UCC23514M 选项将晶体管的栅极连接到内部钳 位,以防止米勒电流造成假接通。


#### 器件信息(1)

器件型号	特性说明			
UCC23514E	以发射极为基准的 UVLO			
UCC23514M	米勒钳位			
UCC23514S	分离输出			
UCC23514V	单个 V <sub>OUT</sub> 引脚			

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)




UCC23514M 的功能方框图



UCC23514E 的功能方框图







# **Table of Contents**

1 特性	1 6.11 Insulation Characteristics	12
2 应用		13
3 说明	- D	16
4 Revision History	7 4 Danie Dielen index	16
5 Pin Configuration and Function		16
Pin Functions for UCC23514E		16
Pin Functions for UCC23514M	0 D-4-!   D 4	17
Pin Functions for UCC23514S	0.4.0	17
Pin Functions for UCC23514V	0 0 Fti I DI I Di	17
6 Specifications	00E ( D : !:	19
6.1 Absolute Maximum Ratings		<mark>2</mark> 4
6.2 ESD Ratings		25
6.3 Recommended Operating Conditions	0 4 A l' t' l. f t'	25
6.4 Thermal Information		26
6.5 Power Ratings	40 Dania Oria da Dana and di ana	33
6.6 Insulation Specifications		34
6.7 Safety-Related Certifications	<sub>9</sub> 11.1 Layout Guidelines	
6.8 Safety Limiting Values		34
6.9 Electrical Characteristics		
6.10 Switching Characteristics		34
•		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision * (June 2020) to Revision A (October 2020)	Page
•	Changed marketing status from Advance Information to initial release	0



# **5 Pin Configuration and Function**




图 5-1. UCC23514E DWV Package 8-pin SOIC-WB Top View

## Pin Functions for UCC23514E

PIN				
NAME	NO.	TYPE	DESCRIPTION	
	UCC23514E			
NC	1	_	No Connection	
ANODE	2	1	Anode	
CATHODE	3	I	Cathode	
NC	4	_	No Connection	
V <sub>EE</sub>	5	Р	Negative output supply rail	
СОМ	6	G	IGBT Emitter connection	
V <sub>OUT</sub>	7	0	Gate Drive Output	
V <sub>CC</sub>	8	Р	Positive output supply rail	




图 5-2. UCC23514M DWV Package 8-pin SOIC-WB Top View

## Pin Functions for UCC23514M

P	IN		
NAME	NO.	TYPE	DESCRIPTION
NAME	UCC23514M		
ANODE	1	I	Anode
NC	2	_	No Connection
CATHODE	3	1	Cathode
NC	4	_	No Connection
V <sub>EE</sub>	5	Р	Negative output supply rail
CLAMP	6	0	Miller Clamp Output
V <sub>OUT</sub>	7	0	Gate Drive Output
V <sub>CC</sub>	8	Р	Positive output supply rail

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




图 5-3. UCC23514S DWV Package 8-pin SOIC-WB Top View

## **Pin Functions for UCC23514S**

1	PIN		
NAME	NO.	TYPE	DESCRIPTION
	UCC23514S		
NC	1	_	No Connection
ANODE	2	1	Anode
CATHODE	3	I	Cathode
NC	4	_	No Connection
V <sub>EE</sub>	5	Р	Negative output supply rail
OUTL	6	0	Gate-drive Pull down
OUTH	7	0	Gate Drive Pull up
V <sub>CC</sub>	8	Р	Positive output supply rail




图 5-4. UCC23514V DWV Package 8-pin SOIC-WB Top View

# **Pin Functions for UCC23514V**

Р	PIN		
NAME	NO.	TYPE	DESCRIPTION
	UCC23514V		
NC	1	_	No Connection
ANODE	2	I	Anode
CATHODE	3	I	Cathode
NC	4	_	No Connection
V <sub>EE</sub>	5	Р	Negative output supply rail
V <sub>OUT</sub>	6	0	Gate-drive output
NC	7	_	No Connection
V <sub>CC</sub>	8	Р	Positive output supply rail



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

Over operating free air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Average Input Current	I <sub>F(AVG)</sub>	-	25	mA
Peak Transient Input Current	I <sub>F(TRAN)</sub> <1us pulse, 300pps		1	Α
Reverse Input Voltage	V <sub>R(MAX)</sub>		14	V
Output supply voltage	V <sub>CC</sub> - V <sub>EE</sub>	-0.3	35	V
Output signal voltage	V <sub>OUT</sub> - V <sub>CC</sub>		0.3	V
Output signal voltage	V <sub>OUT</sub> - V <sub>EE</sub>	-0.3		V
Junction temperature	T <sub>J</sub> <sup>(2)</sup>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS - 001 <sup>1</sup>	±4000	V	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>2</sup>	±1000	<b>V</b>

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Output Supply Voltage(V <sub>CC</sub> - V <sub>EE</sub> )	14	33	V
I <sub>F</sub> (ON)	Input Diode Forward Current (Diode "ON")	7	16	mA
V <sub>F</sub> (OFF)	Anode voltage - Cathode voltage (Diode "OFF")	-13	0.9	V
TJ	Junction temperature	-40	150	°C
T <sub>A</sub>	Ambient temperature	-40	125	°C

## **6.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		UCC23514E, UCC23514M, UCC23514S, UCC23514V	
		DWV (SOIC)	UNIT
		8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	108.5	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	52.0	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	58.6	°C/W
ψJT	Junction-to-top characterization parameter	32.7	°C/W
ψ JB	Junction-to-board characterization parameter	56.6	°C/W

(1) For more information about traditional and new thermal metrics, see the http://www.ti.com/lit/SPRA953 application report.

<sup>(2)</sup> To maintain the recommended operating conditions for  $T_J$ , see the #6.4.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.5 Power Ratings**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation on input and output <sup>(1)</sup>	$V_{CC}$ = 20 V, I <sub>F</sub> = 10mA 10-kHz, 50% duty			750	mW
P <sub>D1</sub>		cycle, square wave,180-nF load, T <sub>A</sub> =25°C			10	mW
P <sub>D2</sub>	Maximum output power dissipation				740	mW

<sup>(1)</sup> Derate at 6 mW/°C beyond 25°C ambient temperature

<sup>(2)</sup> Recommended maximum  $P_{D1} = 40$ mW. Absolute maximum  $P_{D1} = 55$ mW



# 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	> 8.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	> 8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN V VDE	E V 0884-11:2017-01 <sup>(2)</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{PK}$
$V_{IOWM}$	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test;	1500	$V_{RMS}$
	voltage	DC Voltage	2121	$V_{DC}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	7000	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (qualification)	8000	$V_{PK}$
		Method a, After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.6 \times V_{IORM} = 2400 \text{ V}_{PK}$ , $t_m = 10 \text{ s}$	≤ 5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.875 \times V_{IORM} = 2813 \text{ V}_{PK}, t_m = 1 \text{ s}$	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 sin (2 π ft), f =1 MHz	0.5	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output <sup>(5)</sup>	$V_{IO}$ = 500 V at 100°C $\leqslant$ T <sub>A</sub> $\leqslant$ 125°C	> 10 <sup>11</sup>	Ω
	carput	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 V_{RMS}$ , t = 60 s. (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6840 V_{RMS}$ , t = 1 s (100% production)	5000	$V_{RMS}$

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

# 6.7 Safety-Related Certifications

VDE	UL	CQC
Plan to certify according to DIN V VDE V 0884-11: 2017-01	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011
Reinforced insulation Maximum transient isolation voltage, 7000 $V_{PK}$ ; Maximum repetitive peak isolation voltage, 2121 $V_{PK}$ Maximum surge isolation voltage, 8000 $V_{PK}$	Single protection, 5000 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate
Certificate planned	Certificate planned	Certificate planned

# 6.8 Safety Limiting Values

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{q,JA} = 126$ °C/W, $V_I = 15$ V, $T_J = 150$ °C, $T_A = 25$ °C			50	mΛ
Is	Safety input, output, or supply current	$R_{qJA} = 126$ °C/W, $V_I = 30$ V, $T_J = 150$ °C, $T_A = 25$ °C			25	mA
Ps	Safety input, output, or total power	R <sub>qJA</sub> = 126°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			750	mW
T <sub>S</sub>	Maximum safety temperature <sup>1</sup>				150	°C

(1) The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$  and  $P_S$  parameters represent the safety current and safety power respectively. The maximum limits of  $I_S$  and  $P_S$  should not be exceeded. These limits vary with the ambient temperature,  $T_A$ . The junction-to-air thermal resistance,  $R_{qJA}$ , in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:  $T_J = T_A + R_{qJA}$ ,  $P_S$ , where  $P_S = P_S$ , where  $P_S = P_$ 



## **6.9 Electrical Characteristics**

Unless otherwise noted, all typical values are at  $T_A$  = 25°C,  $V_{CC}$  –  $V_{EE}$ = 15V,  $V_{EE}$ = GND. All min and max specifications are at recommended operating conditions ( $T_J$  = -40C to 150°C,  $I_{F(on)}$ = 7 mA to 16 mA,  $V_{EE}$ = GND,  $V_{CC}$ = 15 V to 30 V,  $V_{F(off)}$ = -5V to 0.8V)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
I <sub>FLH</sub>	Input Forward Threshold Current Low to High	V <sub>OUT</sub> > 5 V, Cg = 1 nF	1.5	2.8	4	mA
V <sub>F</sub>	Input Forward Voltage	I <sub>F</sub> =10 mA	1.8	2.1	2.4	V
V <sub>F_HL</sub>	Threshold Input Voltage High to Low	V < 5 V, Cg = 1 nF	0.9			V
$\Delta V_F / \Delta T$	Temp Coefficient of Input Forward Voltage	I <sub>F</sub> =10 mA		1	1.35	mV/°C
V <sub>R</sub>	Input Reverse Breakdown Voltage	I <sub>R</sub> = 10 uA	15			V
C <sub>IN</sub>	Input Capacitance	F = 0.5 MHz		15		pF
OUTPUT					, , , , , , , , , , , , , , , , , , ,	
I <sub>OH</sub>	High Level Peak Output Current	$\label{eq:local_local_local_local} \begin{split} I_F &= 10 \text{ mA}, \text{ V}_{\text{CC}} = 15\text{V}, \\ \text{C}_{\text{LOAD}} &= 0.18\text{uF}, \text{ C}_{\text{VDD}} = 10\text{uF}, \text{ pulse} \\ \text{width } &< 10\text{us} \end{split}$	3	4.5		Α
I <sub>OL</sub>	Low Level Peak Output Current	$V_F$ = 0 V, $V_{CC}$ =15V, $C_{LOAD}$ =0.18uF, $C_{VDD}$ =10uF, pulse width <10us	3.5	5.3		А
V <sub>OH</sub>	High Level Output Voltage	I <sub>F</sub> = 10 mA, I <sub>O</sub> = -20mA (with respect to VCC)	0.07	0.18	0.36	V
		I <sub>F</sub> = 10 mA, I <sub>O</sub> = 0 mA		VCC		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>F</sub> = 0 V, I <sub>O</sub> = 20 mA			25	mV
I <sub>CC_H</sub>	Output Supply Current (Diode On)	I <sub>F</sub> = 10 mA, I <sub>O</sub> = 0 mA			2.2	mA
I <sub>CC_L</sub>	Output Supply Current (Diode Off)	V <sub>F</sub> = 0 V, I <sub>O</sub> = 0 mA			2	mA
INTERNA	L MILLER CLAMP					
V <sub>CLMPTH</sub>	Miller Clamp Threshold Voltage	CLAMP-V <sub>EE</sub>		2.1	2.3	V
I <sub>CLMP</sub>	Miller Clamp current	CLAMP = 3.5V above VEE		1.6		Α
UNDER V	OLTAGE LOCKOUT					
UVLO <sub>R</sub>	Under Voltage Lockout VCC, rising	UCC23514M, UCC23514S, and UCC23514V: V <sub>CC</sub> to V <sub>EE</sub> , I <sub>F</sub> =10 mA	11	12.5	13.5	V
		UCC23514E: V <sub>CC</sub> to COM, I <sub>F</sub> =10 mA				
UVLO <sub>F</sub>	Under Voltage Lockout VCC, falling	UCC23514W, UCC23514S, and UCC23514V: V <sub>CC</sub> to V <sub>EE</sub> , I <sub>F</sub> =10 mA	10	11.5	12.5	V
		mA UCC23514E: V <sub>CC</sub> to COM, I <sub>F</sub> =10				
UVLO <sub>HYS</sub>	UVLO Hysteresis			1.0		V

# 6.10 Switching Characteristics


Unless otherwise noted, all typical values are at  $T_A$  = 25°C,  $V_{CC}$ - $V_{EE}$ = 30 V,  $V_{EE}$ = GND. All min and max specifications are at recommended operating conditions ( $T_J$  = -40 to 150°C,  $I_{F(ON)}$ = 7 mA to 16 mA,  $V_{EE}$ = GND,  $V_{CC}$ = 15 V to 30 V,  $V_{F(OFF)}$ =  $^-$  5V to 0.8V)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output-signal Rise Time				28	ns
t <sub>f</sub>	Output-signal Fall Time				25	ns
t <sub>PLH</sub>	Propagation Delay, Low to High	Cg = 1nF F <sub>SW</sub> = 20 kHz, (50% Duty Cycle)		70	105	ns
t <sub>PHL</sub>	Propagation Delay, High to Low	VCC=15V		70	105	ns
t <sub>PWD</sub>	Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>				35	ns
t <sub>sk(pp)</sub>	Part-to-Part Skew in Propagation Delay Between any Two Parts <sup>(1)</sup>	Cg = 1nF F <sub>SW</sub> = 20 kHz, (50% Duty Cycle) VCC=15V, I <sub>F</sub> =10mA			25	ns
t <sub>UVLO_rec</sub>	UVLO Recovery Delay	V <sub>CC</sub> Rising from 0V to 15V		20	30	μs
CMTI <sub>H</sub>	Common-mode Transient Immunity (Output High)	$I_F = 10 \text{ mA}, V_{CM} = 1500 \text{ V}, V_{CC} = 30 \text{ V}, T_A = 25^{\circ}\text{C}$	150			kV/μs
CMTIL	Common-mode Transient Immunity (Output Low)	V <sub>F</sub> = 0 V, V <sub>CM</sub> = 1500 V, V <sub>CC</sub> = 30 V, T <sub>A</sub> = 25°C	150			kV/μs

<sup>(1)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads ensured by characterization.



## **6.11 Insulation Characteristics**





## 6.12 Typical Characteristics

 $V_{CC}$ = 15 V, 1- $\mu$ F capacitor from  $V_{CC}$  to  $V_{EE}$ ,  $C_{LOAD}$  = 1 nF for timing tests and 180nF for  $I_{OH}$  and  $I_{OL}$  tests,  $T_{J}$  = -40°C to +150°C, (unless otherwise noted)






图 6-6. Propagation delay versus Temperature

图 6-7. Propagation delay versus Forward current









## 7 Parameter Measurement Information

# 7.1 Propagation Delay, rise time and fall time

 $\boxtimes$  7-1 shows the propagation delay from the input forward current I<sub>F</sub>, to V<sub>OUT</sub>. This figures also shows the circuit used to measure the rise (t<sub>r</sub>) and fall (t<sub>f</sub>) times and the propagation delays t<sub>PDLH</sub> and t<sub>PDHL</sub>.




图 7-1. I<sub>F</sub> to V<sub>OUT</sub> Propagation Delay, Rise Time and Fall Time

# 7.2 $I_{OH}$ and $I_{OL}$ testing

▼ 7-2 shows the circuit used to measure the output drive currents I<sub>OH</sub> and I<sub>OL</sub>. A load capacitance of 180nF is used at the output. The peak dv/dt of the capacitor voltage is measured in order to determine the peak source and sink currents of the gate driver.




图 7-2. I<sub>OH</sub> and I<sub>OL</sub>

## 7.3 CMTI Testing

 $\nearrow$  7-3 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1500V. The test is performed with I<sub>F</sub> = 6mA (VOUT= High) and I<sub>F</sub> = 0mA (V<sub>OUT</sub> = LOW). The diagram also shows the fail criteria for both cases. During the application on the CMTI pulse with I<sub>F</sub> = 6mA, if V<sub>OUT</sub> drops from VCC to ½VCC it is considered as a failure. With I<sub>F</sub> = 0mA, if V<sub>OUT</sub> rises above 1V, it is considered as a failure.




图 7-3. CMTI Test Circuit

# 8 Detailed Description

## 8.1 Overview

UCC23514 is a single channel isolated gate driver, with an opto-compatible input stage, that can drive IGBTs, MOSFETs and SiC FETs. It has 4A peak output current capability with max output driver supply voltage of 33V. The inputs and the outputs are galvanically isolated. UCC23514 is offered in an industry standard 8 pin (SOIC) package with >8.5mm creepage and clearance. It has a working voltage of 1500-V<sub>RMS</sub>, reinforced isolation rating of 5.0-kV<sub>RMS</sub> for 60s and a surge rating of 8-kV<sub>PK</sub>. It is pin-to-pin compatible with standard opto isolated gate drivers. While standard opto isolated gate drivers use an LED as the input stage, UCC23514 uses an emulated diode (or "e-diode") as the input stage which does not use light emission to transmit signals across the isolation barrier. The input stage is isolated from the driver stage by dual, series HV SiO<sub>2</sub> capacitors in full differential configuration that not only provides reinforced isolation but also offers best-in-class common mode transient immunity of >150kV/us. The e-diode input stage along with capacitive isolation technology gives UCC23514 several performance advantages over standard opto isolated gate drivers. They are as follows:

- 1. Since the e-diode does not use light emission for its operation, the reliability and aging characteristics of UCC23514 are naturally superior to those of standard opto isolated gate drivers.
- 2. Higher ambient operating temperature range of 125°C, compared to only 105°C for most opto isolated gate drivers
- 3. The e-diode forward voltage drop has less part-to-part variation and smaller variation across temperature. Hence, the operating point of the input stage is more stable and predictable across different parts and operating temperature.
- 4. Higher common mode transient immunity than opto isolated gate drivers
- 5. Smaller propagation delay than opto isolated gate drivers
- 6. Due to superior process controls achievable in capacitive isolation compared to opto isolation, there is less part-to-part skew in the prop delay, making the system design simpler and more robust
- 7. Smaller pulse width distortion than opto isolated gate drivers

The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see 8-4). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC23514 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. 8-5 shows conceptual detail of how the OOK scheme works.

#### 8.2 Functional Block Diagram




图 8-1. Functional Block Diagram for UCC23514E (COM pin connection to IGBT Emitter)






图 8-2. Functional Block Diagram for UCC23514M (Miller clamp)




图 8-3. Functional Block Diagram for UCC23514S (Split output)




图 8-4. Functional Block Diagram for UCC23514V (single output pin)




图 8-5. On-Off Keying (OOK) Based Modulation Scheme

## 8.3 Feature Description

#### 8.3.1 Power Supply

Since the input stage is an emulated diode, no power supply is needed at the input.

The output supply,  $V_{CC}$ , supports a voltage range from 14V to 33V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the  $V_{CC}$  and  $V_{EE}$  output supplies for bipolar operation are 15V and -8V with respect to GND for IGBTs, and 20V and -5V for SiC MOSFETs.

For operation with unipolar supply, the  $V_{CC}$  supply is connected to 15V with respect to GND for IGBTs, and 20V for SiC MOSFETs. The  $V_{EE}$  supply is connected to 0V.

#### 8.3.2 Input Stage

The input stage of UCC23514 is simply the e-diode and therefore has an Anode (Pin 1) and a Cathode (Pin 3). Pin 2 has no internal connection and can be left open or connected to ground. The input stage does not have a power and ground pin. When the e-diode is forward biased by applying a positive voltage to the Anode with respect to the Cathode, a forward current I<sub>F</sub> flows into the e-diode. The forward voltage drop across the e-diode is 2.1V (typ). An external resistor should be used to limit the forward current. The recommended range for the forward current is 7mA to 16mA. When I<sub>F</sub> exceeds the threshold current I<sub>FLH</sub>(2.8mA typ.) a high frequency signal is transmitted across the isolation barrier through the high voltage SiO<sub>2</sub> capacitors. The HF signal is detected by the receiver and  $V_{OUT}$  is driven high. See  $\dagger$  9.2.2.1 for information on selecting the input resistor. The dynamic impedance of the e-diode is very small( $<1.0\Omega$ ) and the temperature coefficient of the e-diode forward voltage drop is <1.35mV/°C. This leads to excellent stability of the forward current I<sub>F</sub> across all operating conditions. If the Anode voltage drops below V<sub>F HL</sub> (0.9V), or reverse biased, the gate driver output is driven low. The reverse breakdown voltage of the e-diode is >15V. So for normal operation, a reverse bias of up to 13V is allowed. The large reverse breakdown voltage of the e-diode enables UCC23514 to be operated in interlock architecture (see example in \( \brace{8} \) 8-6) where V<sub>SUP</sub> can be as high as 12V. The system designer has the flexibility to choose a 3.3V, 5.0V or up to 12V PWM signal source to drive the input stage of UCC23514 using an appropriate input resistor. The example shows two gate drivers driving a set of IGBTs. The inputs of the gate drivers are connected as shown and driven by two buffers that are controlled by the MCU. Interlock architecture prevents both the ediodes from being "ON" at the same time, preventing shoot through in the IGBTs. It also ensures that if both PWM signals are erroneously stuck high (or low) simultaneously, both gate driver outputs will be driven low.






图 8-6. Interlock

## 8.3.3 Output Stage

The output stages of the UCC23514 family feature a pullup structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turnon transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-channel MOSFET and an additional pull-up N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turnon. Fast turnon is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 5.1  $\Omega$  when activated.

表 8-1. UCC23514 On-Resistance

R <sub>NMOS</sub>	R <sub>OH</sub>	R <sub>OL</sub>	UNIT
5.1	9.5	0.40	Ω

The  $R_{OH}$  parameter is a DC measurement and is representative of the on-resistance of the P-channel device only. This parameter is only for the P-channel device because the pullup N-channel device is held in the OFF state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the UCC23514 pullup stage during this brief turnon phase is much lower than what is represented by the  $R_{OH}$  parameter, yielding a faster turn on. The turnon-phase output resistance is the parallel combination  $R_{OH} \parallel R_{NMOS}$ .

The pulldown structure in the UCC23514 is simply composed of an N-channel MOSFET. The output voltage swing between  $V_{CC}$  and  $V_{EE}$  provides rail-to-rail operation because of the MOS-out stage which delivers very low dropout.




图 8-7. Output Stage

#### 8.3.4 Protection Features

## 8.3.4.1 Undervoltage Lockout (UVLO)

UVLO function is implemented for  $V_{CC}$  and  $V_{EE}$  pins to prevent an under-driven condition on IGBTs and MOSFETs. When  $V_{CC}$  is lower than UVLO<sub>R</sub> at device start-up or lower than UVLO<sub>F</sub> after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input forward current as shown in  $\frac{1}{8}$  8-2. The  $V_{CC}$  UVLO protection has a hysteresis feature (UVLO<sub>hys</sub>). This hysteresis prevents chatter when the power supply produces ground noise which allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.

When  $V_{CC}$  drops below  $UVLO_F$ , a delay,  $t_{UVLO\_rec}$  occurs on the output when the supply voltage rises above  $UVLO_R$  again.

UVLO is referenced to COM on the UCC23514E, and to  $V_{\text{EE}}$  in all other versions.






图 8-8. UVLO functionality

#### 8.3.4.2 Active Pulldown

The active pull-down function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the  $V_{CC}$  supply. This feature prevents false IGBT and MOSFET turn-on by clamping  $V_{OUT}$  pin to approximately 2V.

When the output stage of the driver is in an unbiased condition (V<sub>CC</sub> floating), the driver outputs (see № 8-7) are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS & NMOS are held off while the lower NMOS gate is tied to the driver output through an internal 500-k  $\Omega$ resistor. In this configuration, the lower NMOS device effectively clamps the output (VOLIT) to less than 2V.

# 8.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output and pull the output pin Vout slightly higher than the V<sub>CC</sub> voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the V<sub>CC</sub> pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10 µs and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.

#### 8.3.4.4 Active Miller Clamp (UCC23514M)

The active Miller-clamp function is used to prevent false turn on of the power switches caused by Miller current in applications where a unipolar power supply is used. The active Miller-clamp function is implemented by adding a low impedance path between the power-switch gate terminal and ground (V<sub>FF</sub>) to sink the Miller current. The Miller clamping function is implemented by adding a low impedance path between the gate of the power device and the V<sub>FF</sub> supply. Miller current sinks through the clamp pin, which clamps the gate voltage to be lower than



the gate turn-on threshold value for the power device. The clamp engages whenever the voltage at the CLAMP pin goes below  $V_{\text{CLMPTH}}$ .



## 8.4 Device Functional Modes

表 8-2 lists the functional modes for UCC23514

表 8-2. Function Table for UCC23514 with VCC Rising

e-diode	VCC	V <sub>OUT</sub>
OFF (I <sub>F</sub> < I <sub>FLH</sub> )	0V - 33V	Low
ON (I <sub>F</sub> > I <sub>FLH</sub> )	0V - UVLO <sub>R</sub>	Low
ON ( (I <sub>F</sub> > I <sub>FLH</sub> )	UVLO <sub>R</sub> - 33V	High

表 8-3. Function Table for UCC23514 with VCC Falling

e-diode	VCC	V <sub>OUT</sub>
OFF (I <sub>F</sub> < I <sub>FLH</sub> )	0V - 33V	Low
ON (I <sub>F</sub> > I <sub>FLH</sub> )	UVLO <sub>F</sub> - 0V	Low
ON ( (I <sub>F</sub> > I <sub>FLH</sub> )	33V - UVLO <sub>F</sub>	High

#### 8.4.1 ESD Structure

⊗ 8-9 shows the multiple diodes involved in the ESD protection components of the UCC23514 device . This provides pictorial representation of the absolute maximum rating for the device.




图 8-9. ESD Structure



# 9 Application and Implementation

#### 备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 9.1 Application Information

UCC23514 is a single channel, isolated gate driver with opto-compatible input for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. It is intended for use in applications such as motor control, industrial inverters, and switched-mode power supplies. It differs from standard opto isolated gate drivers as it does not have an LED input stage. Instead of an LED, it has an emulated diode (e-diode). To turn the e-diode "ON", a forward current in the range of 7mA to 16mA should be driven into the Anode. This will drive the gate driver output High and turn on the power FET. Typically, MCU's are not capable of providing the required forward current. Hence a buffer has to be used between the MCU and the input stage of UCC23514. Typical buffer power supplies are either 5V or 3.3V. A resistor is needed between the buffer and the input stage of UCC23514 to limit the current. It is simple, but important to choose the right value of resistance. The resistor tolerance, buffer supply voltage tolerance and output impedance of the buffer, have to be considered in the resistor selection. This will ensure that the e-diode forward current stays within the recommended range of 7mA to 16mA. Detailed design recommendations are given in the † 9.1. The current driven input stage offers excellent noise immunity that is need in high power motor drive systems, especially in cases where the MCU cannot be located close to the isolated gate driver. UCC23514 offers best in class CMTI performance of >150kV/us at 1500V common mode voltages.

The e-diode is capable of 25mA continuous in the forward direction. The forward voltage drop of the e-diode has a very tight part to part variation (1.8V min to 2.4V max). The temperature coefficient of the forward drop is <1.35mV/°C. The dynamic impedance of the e-diode in the forward biased region is ~1  $\Omega$ . All of these factors contribute in excellent stability of the e-diode forward current. To turn the e-diode "OFF", the Anode - Cathode voltage should be <0.8V, or I<sub>F</sub> should be <I<sub>FLH</sub>. The e-diode can also be reverse biased up to 13V (14V abs max) in order to turn it off and bring the gate driver output low. The large reverse breakdown voltage of the input stage provides system designers the flexibility to drive the input stage with 12V PWM signals without the need for an additional clamping circuit on the Anode and Cathode pin.

The output power supply for UCC23514 can be as high as 33V (35V abs max). The output power supply can be configured externally as a single isolated supply up to 33V or isolated bipolar supply such that  $V_{CC}$ - $V_{EE}$  does not exceed 33V, or it can be bootstrapped (with external diode & capacitor) if the system uses a single power supply with respect to the power ground. Typical quiescent power supply current from  $V_{CC}$  is 1.2mA (max 2.2mA).



# 9.2 Typical Application

The circuit in 🛭 9-2, shows a typical application for driving IGBTs.




图 9-1. Typical Application Circuit for UCC23514E to Drive IGBT with Split Gate Drive Supply




图 9-2. Typical Application Circuit for UCC23514M to Drive IGBT




图 9-3. Typical Application Circuit for UCC23514S to Drive IGBT

Submit Document Feedback






图 9-4. Typical Application Circuit for UCC23514V to Drive IGBT

## 9.2.1 Design Requirements

表 9-1 lists the recommended conditions to observe the input and output of the UCC23514 gate driver.

表 9-1. UCC23514 Design Requirements

PARAMETER	VALUE	UNIT
V <sub>CC</sub>	15	V
I <sub>F</sub>	10	mA
Switching frequency	8	kHz

## 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Selecting the Input Resistor

The input resistor limits the current that flows into the e-diode when it is forward biased. The threshold current  $I_{FLH}$  is 2.8 mA typ. The recommended operating range for the forward current is 7 mA to 16 mA (e-diode ON). All the electrical specifications are guaranteed in this range. The resistor should be selected such that for typical operating conditions,  $I_{F}$  is 10mA. Following are the list of factors that will affect the exact value of this current:

- 1. Supply Voltage V<sub>SUP</sub> variation
- 2. Manufacturer's tolerance for the resistor and variation due to temperature
- 3. e-diode forward voltage drop variation (at  $I_F$ =10mA,  $V_F$ = typ 2.1 V, min 1.8 V, max 2.4 V, with a temperature coefficient <1.35 mV/°C and dynamic impedance <1  $\Omega$  )

See 🖺 9-5 for the schematic using a single NMOS and split resistor combination to drive the input stage of UCC23514. The input resistor can be selected using the equation shown.




图 9-5. Configuration 1: Driving the input stage of UCC23514 with a single NMOS and split resistors





图 9-6. Configuration 2: Driving the input stage of UCC23514 with one Buffer and split resistors





$$R_{EXT} = \frac{V_{SUP} - V_F}{I_F} - (R_{OH\_buf} + R_{OL\_buf})$$

图 9-7. Configuration 3: Driving the input stage of UCC23514 with 2 buffers and split resistors

表 9-2 shows the range of values for  $R_{EXT}$  for the 3 different configurations shown in 图 9-5, 图 9-6 and 图 9-7. The assumptions used in deriving the range for  $R_{EXT}$  are as follows:

- 1. Target forward current I<sub>F</sub> is 7mA min, 10mA typ and 16mA max
- 2. e-diode forward voltage drop is 1.8V to 2.4V
- 3. V<sub>SUP</sub> (Buffer supply voltage) is 5V with ±5% tolerance
- 4. Manufacturer's tolerance for R<sub>EXT</sub> is 1%
- 5. NMOS resistance is  $0.25 \Omega$  to  $1.0 \Omega$  (for configuration 1)
- 6. R<sub>OH</sub>(buffer output impedance in output "High" state) is 13  $\Omega$  min, 18  $\Omega$  typ and 22  $\Omega$  max
- 7.  $R_{OL}$ (buffer output impedance in "Low" state) is 10  $\Omega$  min, 14  $\Omega$  typ and 17  $\Omega$  max

表 9-2. R<sub>EXT</sub> Values to Drive The Input Stage

		R <sub>EXT</sub> Ω						
Configuration	Min	Тур	Max					
Single NMOS and R <sub>EXT</sub>	218	290	331					
Single Buffer and R <sub>EXT</sub>	204	272	311					
Two Buffers and R <sub>EXT</sub>	194	259	294					

#### 9.2.2.2 Gate-Driver Output Resistor

The external gate-driver resistors,  $R_{G(ON)}$  and  $R_{G(OFF)}$  are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- 2. Limit ringing caused by high voltage or high current switching dv/dt, di/dt, and body-diode reverse recovery
- 3. Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss
- Reduce electromagnetic interference (EMI)

The output stage has a pull up structure consisting of a P-channel MOSFET and an N-channel MOSFET in parallel. The combined peak source current is 4.5 A Use 方程式 1 to estimate the peak source current as an example.

$$I_{OH} = \min \left[ 4.5A, \frac{V_{CC} - V_{GDF}}{(R_{NMOS}||R_{OH} + R_{GON} + R_{GFET_{INT}})} \right]$$
(1)

#### where

- R<sub>GON</sub> is the external turnon resistance.
- $R_{GFET\_Int}$  is the power transistor internal gate resistance, found in the power transistor data sheet. We will assume  $0 \Omega$  for our example
- I<sub>OH</sub> is the peak source current which is the minimum value between 4.5A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.
- V<sub>GDF</sub> is the forward voltage drop for each of the diodes in series with R<sub>GON</sub> and R<sub>GOFF</sub>. The diode drop for this example is 0.7 V.

In this example, the peak source current is approximately 1.7A as calculated in 方程式 2.

$$I_{OH} = \min\left[4.5A, \frac{15 - 0.7}{(5.1\Omega||9.5\Omega + 5\Omega + 0\Omega)}\right] = 1.72A$$
 (2)

Similarly, use 方程式 3 to calculate the peak sink current.

$$I_{OL} = \min \left[ 5.3A, \frac{V_{CC} - V_{GDF}}{(R_{OL} + R_{GOFF} + R_{GFET_{INT}})} \right]$$
(3)

#### where

- $R_{GOFF}$  is the external turnoff resistance.
- I<sub>OL</sub> is the peak sink current which is the minimum value between 5.3A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak sink current is the minimum of 方程式 4 and 5.3A.

$$I_{OL} = \min\left[5.3A, \frac{15 - 0.7}{(0.4\Omega + 10\Omega + 0\Omega)}\right] = 1.38A$$
(4)

The diodes shown in series with each,  $R_{GON}$  and  $R_{GOFF}$ , in  $\[ \] 9-1$ ,  $\[ \] 9-2$ , and  $\[ \] 9-4$  ensure the gate drive current flows through the intended path, respectively, during turn-on and turn-off. Note that the diode forward drop will reduce the voltage level at the gate of the power switch. To achieve rail-to-rail gate voltage levels, add a resistor from the  $V_{OUT}$  pin to the power switch gate, with a resistance value approximately 20 times higher than  $R_{GON}$  and  $R_{GOFF}$ . For the examples described in this section, a good choice is 100  $\[ \Omega \]$  to 200  $\[ \Omega \]$ .

The UCC23514S provides split output pins, OUTH and OUTL, which provide separate paths for turn-on and turn-off current. The series diodes are not necessary when this device option is used, as shown in  $\[ \] 9-3$ . For this case, substitute  $V_{GDF} = 0$  V in the equations above. The UCC23514S provides rail-to-rail gate voltage levels without need for additional parallel resistors.

#### 备注

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the load capacitance ( $C_{\rm ISS}$ ) of the power transistor is very small (typically less than 1 nF) because the rising and falling time is too small and close to the parasitic ringing period.

#### 9.2.2.3 Estimate Gate-Driver Power Loss

The total loss,  $P_G$ , in the gate-driver subsystem includes the power losses ( $P_{GD}$ ) of the UCC23514 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

The P<sub>GD</sub> value is the key power loss which determines the thermal safety-related limits of the UCC23514 device, and it can be estimated by calculating losses from several components.

$$P_{GDQ\_IN} = \frac{1}{2} * V_F * I_F$$
(5)

$$P_{GDQ\_OUT} = V_{CC}^* I_{CC}$$
(6)

The total quiescent power (without any load capacitance) dissipated in the gate driver is given by the sum of 方程式 5 and 方程式 6 as shown in 方程式 7

$$P_{GDQ} = P_{GDQ\_IN} + P_{GDQ\_OUT} = 10 \text{ mW} + 20 \text{mW} = 30 \text{mW}$$
 (7)

The second component is the switching operation loss,  $P_{GDSW}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use 方程式 8 to calculate the total dynamic loss from load switching,  $P_{GSW}$ .

$$P_{GSW} = V_{CC2} \times Q_G \times f_{SW}$$
 (8)

where

Q<sub>G</sub> is the gate charge of the power transistor at V<sub>CC</sub>.

So, for this example application the total dynamic loss from load switching is approximately 18 mW as calculated in 方程式 9.

$$P_{GSW} = 15 \text{ V} \times 120 \text{ nC} \times 10 \text{ kHz} = 18 \text{ mW}$$
 (9)

 $Q_G$  represents the total gate charge of the power transistor switching 520 V at 50 A, and is subject to change with different testing conditions. The UCC23514 gate-driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  is equal to  $P_{GSW}$  if the external gate-driver resistance and power-transistor internal resistance are 0  $\Omega$ , and all the gate driver-loss will be dissipated inside the UCC23514. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4.5A/5.3A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:



(12)

$$P_{GDO} = \frac{P_{GSW}}{2} \left[ \frac{R_{OH} || R_{NMOS}}{R_{OH} || R_{NMOS} + R_{GON} + R_{GFET\_int}} + \frac{R_{OL}}{R_{OL} + R_{GOFF} + R_{GFET\_int}} \right]$$
(10)

In this design example, all the predicted source and sink currents are less than 4.5 A and 5.3 A, therefore, use 方程式 10 to estimate the UCC23514 gate-driver loss.

$$P_{GDO} = \frac{18 \text{ mW}}{2} \left[ \frac{9.5\Omega || 5.1\Omega}{9.5\Omega || 5.1\Omega + 5.1\Omega + 0\Omega} + \frac{0.4\Omega}{0.4\Omega + 10\Omega + 0\Omega} \right] = 3.9 \text{ mW}$$
(11)

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = f_{sw} x \left[ 4.5 A x \int_{0}^{T_{R_{s}} Sys} (V_{CC} - V_{OUT}(t)) dt + 5.3 A x \int_{0}^{T_{F_{s}} Sys} V_{OUT}(t) dt \right]$$

where

V<sub>OUT(t)</sub> is the gate-driver OUT pin voltage during the turnon and turnoff period. In cases where the output is saturated for some time, this value can be simplified as a constant-current source (4.5 A at turnon and 5.3 A at turnoff) charging or discharging a load capacitor. Then, the V<sub>OUT(t)</sub> waveform will be linear and the T<sub>R\_Sys</sub> and T<sub>F\_Sys</sub> can be easily predicted.

For some scenarios, if only one of the pullup or pulldown circuits is saturated and another one is not, the  $P_{GDO}$  is a combination of case 1 and case 2, and the equations can be easily identified for the pullup and pulldown based on this discussion.

Use 方程式 13 to calculate the total gate-driver loss dissipated in the UCC23514 gate driver, PGD.

$$P_{GD} = P_{GDQ} + P_{GDO} = 30 \text{mW} + 3.9 \text{mW} = 33.9 \text{mW}$$
 (13)

## 9.2.2.4 Estimating Junction Temperature

Use 方程式 14 to estimate the junction temperature (T<sub>J</sub>) of UCC23514.

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD} \tag{14}$$

where

- T<sub>C</sub> is the UCC23514 case-top temperature measured with a thermocouple or some other instrument.
- $\Psi_{JT}$  is the junction-to-top characterization parameter from the  $\ddagger$  6.4 table.

Using the junction-to-top characterization parameter ( $\Psi_{JT}$ ) instead of the junction-to-case thermal resistance ( $R_{\theta JC}$ ) can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The  $R_{\theta JC}$  resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of  $R_{\theta JC}$  will inaccurately estimate the true junction temperature. The  $\Psi_{JT}$  parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

#### 9.2.2.5 Selecting V<sub>CC</sub> Capacitor

Bypass capacitors for  $V_{CC}$  is essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances. A 50-V, 10-  $\mu$  F MLCC and a 50-V, 0.22-  $\mu$  F MLCC are selected for the  $C_{VCC}$  capacitor. If the bias power supply output is located a relatively long distance from the  $V_{CC}$  pin, a tantalum or electrolytic capacitor with a value greater than 10  $\mu$  F should be used in parallel with  $C_{VCC}$ .

## 备注

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V, 1-  $\mu$  F X7R capacitor is measured to be only 500 nF when a DC bias of 15-V<sub>DC</sub> is applied.

# 10 Power Supply Recommendations

The recommended input supply voltage ( $V_{CC}$ ) for the UCC23514 device is from 14V to 33V. The lower limit of the range of output bias-supply voltage ( $V_{CC}$ ) is determined by the internal UVLO protection feature of the device.  $V_{CC}$  voltage should not fall below the UVLO threshold for normal operation, or else the gate-driver outputs can become clamped low for more than 20  $\,\mu$ s by the UVLO protection feature. UVLO is referenced to COM on the UCC23514E, and to  $V_{EE}$  in all other versions. The higher limit of the  $V_{CC}$  range depends on the maximum gate voltage of the power device that is driven by the UCC23514 device, and should not exceed the recommended maximum  $V_{CC}$  of 33 V. A local 220-nF to 10-  $\mu$  F bypass capacitor should be placed between the  $V_{CC}$  and COM pins for the UCC23514E, or between the  $V_{CC}$  and  $V_{EE}$  pins for all other versions. TI recommends placing an additional 100-nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device pins as possible. Low-ESR, ceramic surface-mount capacitors are recommended.

If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies data sheet and SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.



# 11 Layout

# 11.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the UCC23514. Some key guidelines are:

- Component placement:
  - Low-ESR and low-ESL capacitors must be connected close to the device between the V<sub>CC</sub> and V<sub>EE</sub> pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - To avoid large negative transients on the V<sub>EE</sub> pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- Grounding considerations:
  - Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.
- Thermal considerations:
  - A large amount of power may be dissipated by the UCC23514 if the driving voltage is high, the load is heavy, or the switching frequency is high. Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance ( $\theta_{JB}$ ).
  - Increasing the PCB copper connecting to the V<sub>CC</sub> and V<sub>EE</sub> pins is recommended, with priority on maximizing the connection to V<sub>EE</sub>. However, the previously mentioned high-voltage PCB considerations must be maintained.
  - If the system has multiple layers, TI also recommends connecting the V<sub>CC</sub> and V<sub>FF</sub> pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.

#### 11.2 PCB Material

Use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the selfextinguishing flammability-characteristics.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SLUSDV0



www.ti.com 14-Mar-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	, ,		• •	
UCC23514EDWV	LIFEBUY	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514E	
UCC23514EDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514E	Samples
UCC23514MDWV	LIFEBUY	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514M	
UCC23514MDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514M	Samples
UCC23514SDWV	LIFEBUY	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514S	
UCC23514SDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514S	Samples
UCC23514VDWV	LIFEBUY	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514V	
UCC23514VDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	23514V	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Mar-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



## NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司