











TUSB217-Q1

ZHCSIS9A - SEPTEMBER 2018-REVISED DECEMBER 2018

TUSB217-Q1 USB 高速信号调节器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 2:-40°C 至 105°C T_A
- 宽电源电压范围: 2.3 6.5V
- 超低 USB 断开和关断功耗
- 可提供 USB 2.0 高速信号调节
- 与 USB 2.0、OTG 2.0 和 BC 1.2 兼容
- 支持低速、全速和高速信号传输
- 主机/设备无关
- 支持长达 5m 的电缆
 - 通过外部下拉电阻器实现四种可选的信号增强 (边沿升压与直流升压)设置
 - 通过上拉或下拉可配置引脚实现三种可选的 RX 灵敏度,以补偿高损耗应用中的 ISI 抖动
- 可扩展解决方案 用于高损耗应用的 菊花链器件
- 与 TUSB213 (5V) 引脚兼容

2 应用

- 汽车信息娱乐系统
- 汽车音响主机
- 汽车媒体中心
- 笔记本电脑/台式计算机/扩展坞
- 平板电脑/手机
- 电视
- 有源电缆、电缆扩展器
- 背板

3 说明

TUSB217-Q1 是第三代 USB 2.0 高速信号调节器,旨在补偿传输通道中的交流损失(由于电容性负载)和直流损失(由于电阻性负载)。

TUSB217-Q1 采用了专利设计,可通过边缘加速器来对 USB 2.0 高速信号的传输边缘进行加速,并通过直流升压功能来提高静态电平。此外,TUSB217-Q1 还具有预均衡功能,可提高接收器的灵敏度并补偿较长线缆应用中的 ISI 抖动。USB 低速和全速信号特征不受TUSB217-Q1 的影响。

TUSB217-Q1 可在不改变数据包计时或增加传播延迟的情况下提高信号质量,是需要低延迟的 应用 的理想选择。


TUSB217-Q1 可使用长达 5 米的线缆帮助系统通过 USB 2.0 高速电气近端眼图合规性测试。

TUSB217-Q1 与 USB On-The-Go (OTG) 和电池充电 (BC 1.2) 协议兼容。

器件信息

器件编号	封装	封装尺寸 (标称值)
TUSB217-Q1	VQFN (14)	3.50mm x 3.50mm

简化原理图








	目記	录		
1	特性		7.4 Device Functional Modes	8
2	应用 1		7.5 TUSB217 Registers	9
3	说明1	8	Application and Implementation	12
4	修订历史记录 2		8.1 Application Information	12
5	Pin Configuration and Functions		8.2 Typical Application	12
6	Specifications	9	Power Supply Recommendations	21
Ü	6.1 Absolute Maximum Ratings	10	Layout	22
	6.2 ESD Ratings		10.1 Layout Guidelines	22
	6.3 Recommended Operating Conditions		10.2 Layout Example	<u>22</u>
	6.4 Thermal Information	11	器件和文档支持	23
	6.5 Electrical Characteristics		11.1 文档支持	23
	6.6 Switching Characteristics		11.2 接收文档更新通知	<u>23</u>
	6.7 Timing Requirements		11.3 社区资源	<u>23</u>
7	Detailed Description 8		11.4 商标	23
-	7.1 Overview 8		11.5 静电放电警告	23
	7.2 Functional Block Diagram8		11.6 术语表	23
	7.3 Footure Description	12	机械、封装和可订购信息	24

4 修订历史记录

Char	Page	
• *	将文档状态从 <i>预告信息</i> 更改为 <i>生产</i> 数据	1



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	INTERNAL	DESCRIPTION		
NAME NO. (RGY)		1/0	PULLUP/PULLDOWN	DESCRIPTION		
BOOST	1	I	N/A	USB High Speed boost select via external pull down resistor. Both edge boost and DC boost are controlled by a single pin in non-I2C mode. In I2C mode edge boost and DC boost can be individually controlled. Sampled upon power up. Does not recognize real time adjustments. Auto selects BOOST LEVEL = 3 when left floating.		
NC	2,3	I		Leave unconnected		
RESERVED	8	0		Leave unconnected or connect a decoupling cap 0.1μF		
RX_SEN ⁽¹⁾ /ENA_HS	4	I/O	N/A	In I2C mode: Reserved for TI test purpose. In non-I2C mode: At reset: 3-level input signal RX_SEN. USB High Speed RX Sensitivity Setting to Compensate ISI Jitter H (pin is pulled high) – high RX sensitivity (high loss channel) M (pin is left floating) – medium RX sensitivity (medium loss channel) L (pin is pulled low) – low RX sensitivity (low loss channel) After reset: Output signal ENA_HS. Flag indicating that channel is in High Speed mode. Asserted upon: 1. Detection of USB-IF High Speed test fixture from an unconnected state followed by transmission of USB TEST_PACKET pattern. 2. Squelch detection following USB reset with a successful HS handshake [HS handshake is declared to be successful after single chirp J chirp K pair where each chirp is within 18 μs – 128 μs].		
D2P	5	I/O	N/A	USB High Speed positive port.		
D2M	6	I/O	N/A	USB High Speed negative port.		
GND	7	Р	N/A	Ground		
D1M	9	I/O	N/A	USB High Speed negative port		
D1P	10	I/O	N/A	USB High Speed positive port.		

 $(1) \quad \text{Pull-down and pull-up resistors for RX_SEN pin must follow } R_{\text{RXSEN1}} \text{ and } R_{\text{RXSEN2}} \text{ resistor recommendations in non } I^2C \text{ mode.}$



Pin Functions (continued)

PIN	PIN				INTERNAL	DECODURTION
NAME NO. (RGY)		I/O	PULLUP/PULLDOWN	DESCRIPTION		
SDA ⁽²⁾	11	I/O	500 kΩ PU 1.8 MΩ PD	I2C Mode: Bidirectional I2C data pin [7-bit I2C slave address = 0x2C]. In non I2C mode: Reserved for TI test purpose.		
VCC	12	Р	N/A	Supply power		
RSTN	14	I	500 kΩ PU 1.8 MΩ PD	Device disable/enable. Low – Device is at reset and in shutdown, and High - Normal operation. Recommend 0.1-µF external capacitor to GND to ensure clean power on reset if not driven. If the pin is driven, it must be held low until the supply voltage for the device reaches within specifications.		
SCL ⁽²⁾ /CD	13	I/O	When RSTN asserted there is a 500 k Ω PD	In I2C mode: I2C clock pin [I2C address = 0x2C]. Non I2C mode: After reset: Output CD. Flag indicating that a USB device is attached (connection detected). Asserted from an unconnected state upon detection of DP or DM pull-up resistor. De-asserted upon detection of disconnect.		
Thermal Pad	TPAD	N/A	N/A	Thermal Pad is electrically not connected to device ground. Connection to board ground is optional.		

⁽²⁾ Pull-up resistors for SDA and SCL pins in I²C mode should be R_{Pull-up} (depending on I2C bus voltage). If both SDA and SCL are pulled up at power-up the device enters into I²C mode.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	VCC	-0.3	7	V
Voltage range USB data	DxP, DxM	-0.3	5.5	V
Voltage range on BOOST pin	BOOST	-0.3	1.98	V
Voltage range other pins	SCL, SDA, RX_SEN, RSTN	-0.3	5	V
Storage temperature, T _{stg}		-65	150	°C
Maximum junction temperature	e, T _{J (max)}		125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100- 011 CDM ESD Classification Level C4A	±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	2.3	5	6.5	٧
T _A	Operating free-air temperature (AEC-Q100)	-40		105	°C
T_J	Junction temperature (AEC-Q100)			115	°C
V _{I2C_BUS}	I2C Bus Voltage	1.62		3.6	V



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
DxP, DxM	Voltage range USB data	0	3.6	٧
BOOST	Voltage range BOOST pin	0	1.98	٧
SCL, SDA, RX_SEN, RSTN	Voltage range other pins (SCL, SDA, RX_SEN, RSTN)	0	3.6	٧

6.4 Thermal Information

	THERMAL METRIC (1)	RGY (VQFN)	LINUT
	THERMAL METRIC (7)	14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	49.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	24.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP (1)	MAX	UNIT
POWER					
I _{ACTIVE_HS}	High Speed Active Current	USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable, with Boost = Max	22	36	mA
I _{IDLE_HS}	High Speed Idle Current	USB channel = HS mode, no traffic. V _{CC} supply stable, Boost = Max	22	36	mA
I _{HS_SUPSPEND}	High Speed Suspend Current	USB channel = HS Suspend mode. V _{CC} supply stable	0.75	1.4	mA
I _{FS}	Full-Speed Current	USB channel = FS mode, 12 Mbps traffic, V _{cc} supply stable	0.75	1.4	mA
I _{DISCONN}	Disconnect Power	Host side application. No device attachment.	0.80	1.4	mA
I _{SHUTDN}	Shutdown Power	RSTN driven low, V _{CC} supply stable	35	95	μΑ
CONTROL PIN L	EAKAGE				
I _{LKG_FS}	Pin failsafe leakage current for SDA, RSTN	V _{CC} = 0 V, pin at V _{IH, max}	10	15	μA
I _{LKG_FS}	Pin failsafe leakage current for BOOST, RX_SEN	V _{CC} = 0 V, pin at V _{IH, max}	6	10	μΑ
I _{LKG_FS}	Pin failsafe leakage current for SCL	V _{CC} = 0 V, pin at V _{IH, max}		70	nA
INPUT RSTN					
V _{IH}	High level input voltage		1.5	3.6	V
V _{IL}	Low-level input voltage		0	0.5	V
I _{IH}	High level input current	V _{IH} = 3.6 V, R _{PU} enabled		±15	μΑ
I _{IL}	Low level input current	V _{IL} = 0V, R _{PU} enabled		±20	μΑ
INPUT RX_SEN (3-level input, for mid level leave pin f	loating)			
V _{IH}	High level input voltage R _{RXSEN1} =47kΩ, R _{RXSEN2} =10kΩ	VCC<=4.3V	1.8	3.6	V
V _{IH}	High level input voltage R _{RXSEN1} =37kΩ, R _{RXSEN2} =47kΩ	VCC>4.3V	2.0	3.6	٧

(1) All typical values are at $V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$.



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
V _{IL}	Low level input voltage $22k\Omega \le R_{RXSEN1} \le 33k\Omega$				0.4	V
INPUT BOOST						
R _{BOOST_LVL0}	External pulldown resistor for BOOST Level 0				160	Ω
R _{BOOST_LVL1}	External pulldown resistor for BOOST Level 1		1.5	1.8	2	kΩ
R _{BOOST_LVL2}	External pulldown resistor for BOOST Level 2		3.4	3.6	3.96	kΩ
R _{BOOST_LVL3}	External pulldown resistor for BOOST Level 3		7.5			kΩ
OUTPUTS CD, EN	A_HS					
V _{OH}	High level output voltage	I _O = -50 μA, VCC >= 3.0V	2.5			V
V _{OH}	High level output voltage	I _O = -50 μA, VCC = 2.3V	1.8			V
V _{OL}	Low level output voltage	Ι _O = 50 μΑ			0.3	V
I2C						
C _{I2C_BUS}	I ² C Bus Capacitance		4		150	pF
I _{OL}	I ² C open drain output current	V _{OL} = 0.4V	1.5			mA
V _{IL}	V _{I2C BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6k Ω to 2.5k Ω , % of $V_{I2C\ BUS}$			25	%
V _{IL}	V _{I2C_BUS} = 3.3V +/-10%	$R_{Pull-up}$ =2.8kΩ to 7kΩ, % of V_{I2C_BUS}			25	%
V _{IH}	V _{I2C_BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6k Ω to 2.5k Ω , % of V_{I2C_BUS}	75			%
V _{IH}	$V_{I2C_BUS} = 3.3V + /-10\%$	$R_{Pull-up}$ =2.8k Ω to 7k Ω , % of V_{I2C_BUS}	75			%
R _{Pull-up}	V _{I2C_BUS} = 1.8V +/-10%		1.6	2	2.5	kΩ
R _{Pull-up}	V _{I2C_BUS} = 3.3V +/-10%		2.8	4.7	7	kΩ
SCL Frequency					100	kHz
DxP, DxM		· ·				
C _{IO_DXX}	Capacitance to GND	Measured with VNA at 240 MHz, V _{CC} supply stable, Redriver off		2.5		pF

6.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

	J ,	,				
	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
DxP, DxM	USB Signals					
F _{BR_DXX}	Bit Rate	USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable			480	Mbps
t _{R/F_DXX}	Rise/Fall time		100			ps

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.



6.7 Timing Requirements

		MIN	NOM MA	X UNIT
POWER U	P TIMING			
T _{RSTN_PW}	Minimum width to detect a valid RSTN signal assert when the pin is actively driven low	100		μs
T _{STABLE}	VCC must be stable before RSTN de-assertion	300		μs
T _{READY}	Maximum time needed for the device to be ready after RSTN is deasserted.		50	0 µs
T _{RAMP}	V _{CC} ramp time	0.2	10	0 ms
I2C (STD)				
t _{SUSTO}	Stop setup time, SCL (T_r =600ns-1000ns), SDA (T_r =6.5ns-106.5ns), 100kHz STD	4		μs
t _{HDSTA}	Start hold time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz STD	4		μs
t _{SUSTA}	Start setup time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	4.7		μs
t _{SUDAT}	Data input or False start/stop, setup time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	250		ns
t _{HDDAT}	Data input or False start/stop, hold time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	5		μs
t _{BUF}	Bus free time between START and STOP conditions	4.7		μs
t _{LOW}	Low period of the I _{2C} clock	4.7		μs
t _{HIGH}	High period of the I _{2C} clock	4		μs
t _F	Fall time of both SDA and SCL signals		30	0 ns
t _R	Rise time of both SDA and SCL signals		100	0 ns




图 1. Power On and Reset Timing




图 2. I2C Timing



7 Detailed Description


7.1 Overview

The TUSB217-Q1 is a USB High-Speed (HS) signal conditioner designed to compensate for ISI signal loss in a transmission channel. TUSB217-Q1 has a patented design for USB Low Speed (LS) and Full Speed (FS) signals. It does not alter the signal characteristics. HS signals are compensated. The design is compatible with USB On-The-Go (OTG) and Battery Charging (BC) specifications.

Programmable signal gain through an external resistor permits fine tuning device performance to optimize signals. This helps pass USB HS electrical compliance tests at the connector. Additional RX sensitivity, tuned by external pull-up resistor and pull-down resistor, allows to overcome attenuation in cables. The TUSB217-Q1 allows application in series to cover longer distances, or high loss transmission paths. A maximum of 4 devices can be daisy-chained.

7.2 Functional Block Diagram

Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 High speed boost

The high speed booster (combination of edge boost and DC boost) improves the eye width for USB2.0 high speed signals. It is direction independent and by that is compatible to OTG systems. The BOOST pin is configuring the booster strength with different values of pull down resistors to set 4 levels of boosts, alternatively the boost level can be set via I2C register according to I²C mode. Internal circuitry of the signal conditioner reduces possible overshoot.

7.3.2 RX Sensitivity

The RX_SEN pin is a tri-level pin. It is used to set the gain of the device according to system channel loss. RX sensitivity can be increased to recover incoming signals with low vertical eye opening to be able to boost weak signals and helps overcoming high attenuation.

7.4 Device Functional Modes

7.4.1 Low Speed (LS) mode

TUSB217-Q1 automatically detects a LS connection and does not enable signal compensation. CD pin is asserted high but ENA_HS will be low.

7.4.2 Full Speed (FS) mode

TUSB217-Q1 automatically detects a FS connection and does not enable signal compensation. CD pin is asserted high but ENA_HS will be low



Device Functional Modes (接下页)

7.4.3 High Speed (HS) mode

TUSB217-Q1 automatically detects a HS connection and will enable signal compensation as determined by the configuration of the RX_SEN pin and the external pull down resistance on its BOOST pin.

CD pin and ENA HS pin are asserted high when high speed boost is active.

7.4.4 High Speed downstream port electrical compliance test mode

TUSB217-Q1 will detect HS compliance test fixture and enter downstream port high speed eye diagram test mode. CD pin will be low and ENA_HS pin is asserted high when TUSB217-Q1 is in HS eye compliance test mode.

If RSTN pin is asserted low and de-asserted high while TUSB217-Q1 is operating in HS functional mode, TUSB217-Q1 will transition to HS eye compliance test mode and CD asserts low and ENA_HS remains high. When this occurs signal compensation is enabled.

7.4.5 Shutdown mode

TUSB217-Q1 can be disabled when its RSTN pin is asserted low. DP, DM traces are continuous through the device in shutdown mode. The USB channel is still fully operational, but there is neither signal compensation, nor any indication from the CD pin as to the status of the channel.

MODE	CD	ENA_HS
Low speed	HIGH	LOW
Full speed	HIGH	LOW
High speed	HIGH	HIGH
High speed downstream port electrical test	LOW	HIGH
Shutdown	LOW	LOW

表 1. CD and ENA_HS Pins in Different Modes

7.4.6 I²C mode

TUSB217-Q1 supports 100 KHz I2C for device configuration, status read back and test purposes. For detail electrical and functional specifications refer to I2C Bus Specification 2.1, 2001 – STANDARD MODE. This controller is enabled after SCL and SDA pins are sampled high shortly after return from shutdown. In this mode, the CSR can be accessed by I2C read/write transaction to 7-bit slave address 0x2C. It is advised to set CFG_ACTIVE bit before changing values. This halts the FSM, and reset it after all changes are made. This ensure proper startup into high speed mode.

7.5 TUSB217 Registers

Table 2 lists the memory-mapped registers for the TUSB217 registers. All register offset addresses not listed in Table 2 should be considered as reserved locations and the register contents should not be modified.

Table 2. TUSB217 Registers

Offset	Acronym	Register Name	Section
0x1	EDGE_BOOST	This register is setting EDGE BOOST level.	Go
0x3	CONFIGURATION	This register is selecting device mode.	Go
0xE	DC_BOOST	This register is setting DC BOOST level.	Go
0x25	RX_SEN	This register is setting RX Sensitivity level.	Go

Complex bit access types are encoded to fit into small table cells. Table 3 shows the codes that are used for access types in this section.



Table 3. TUSB217 Access Type Codes

Access Type	Code	Description				
Read Type	Read Type					
RH	H R	Set or cleared by hardware Read				
Write Type						
W	W	Write				
Reset or Default	Value					
-n		Value after reset or the default value				

7.5.1 EDGE_BOOST Register (Offset = 0x1) [reset = X]

EDGE_BOOST is shown in Figure 3 and described in Table 4.

Return to Summary Table.

This register is setting EDGE BOOST level.

Figure 3. EDGE_BOOST Register




Table 4. EDGE_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	ACB_LVL	RH/W	X	XXXXb (sampled at startup from BOOST pin) 0000b to 1111b range
				0x0 = BOOST PIN LEVEL 0 (lowest edge boost setting)
				0x3 = BOOST PIN LEVEL 1
				0x6 = BOOST PIN LEVEL 2
				0x8 = BOOST PIN LEVEL 3
				0xF = (highest edge boost setting)
3-0	RESERVED	RH/W	X	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values

7.5.2 CONFIGURATION Register (Offset = 0x3) [reset = X]

CONFIGURATION is shown in Figure 4 and described in Table 5.

Return to Summary Table.

This register is selecting device mode.

Figure 4. CONFIGURATION Register




Table 5. CONFIGURATION Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	RH/W	X	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values



Table 5. CONFIGURATION Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	CFG_ACTIVE	RH/W	0x1	Configuration mode After reset, if I2C mode is true (SCL and SDA are both pulled high) set the bit to get into configuration mode and clear to return to normal mode.
				0x0 = NORMAL MODE
				0x1 = CONFIGURATION MODE

7.5.3 DC_BOOST Register (Offset = 0xE) [reset = X]

DC_BOOST is shown in Figure 5 and described in Table 6.

Return to Summary Table.

This register is setting DC BOOST level.

Figure 5. DC_BOOST Register

7	6	5	4	3	2	1	0
RESERVED				DCB_LVL			
RH/W-X				RH/	W-X		

Table 6. DC_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	RH/W	X	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values
3-0	DCB_LVL	RH/W	X	XXXXb (sampled at startup from BOOST pin) 0000b to 1111b range
				0x0 = BOOST PIN LEVEL 0 (lowest dc boost setting)
				0x2 = BOOST PIN LEVEL 1 and 2
				0x6 = BOOST PIN LEVEL 3
				0xF = (highest dc boost setting)

7.5.4 RX_SEN Register (Offset = 0x25) [reset = X]

RX_SEN is shown in Figure 6 and described in Table 7.

Return to Summary Table.

This register is setting RX Sensitivity level.

Figure 6. RX_SEN Register




Table 7. RX_SEN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RX_SEN	RH/W	X	XXXXb (sampled at startup from RX_SEN pin) 00000000b to 11111111b range
				0x0 = RX_SEN LEVEL LOW
				0x44 = RX_SEN LEVEL MID
				0x77 = RX_SEN LEVEL HIGH
				0xFF = (highest setting)



8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The purpose of the TUSB217-Q1 is to re-store the signal integrity of a USB High Speed channel up to the USB connector. The loss in signal quality stems from reduced channel bandwidth due to high loss PCB trace and other components that contribute a capacitive load. This can cause the channel to fail the USB near end eye mask. Proper use of the TUSB217-Q1 can help to pass this eye mask.

A secondary purpose is to use the CD pin of the TUSB217-Q1 to control other blocks on the customer platform, if so desired.

8.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

图 7. Reference Schematic (design example)



Typical Application (接下页)

8.2.1 Design Requirements

TUSB217-Q1 requires a valid reset signal as described in the *power supply recommendations* section. The capacitor at RSTN pin is not required if a micro controller drives the RSTN pin according to recommendations.

For this design example, use the parameters shown in 表 8, 表 9 and 表 10

表 8. Design Parameters for 5 V Supply with High Loss System

	PARAMETER V _{CC}							
V _{CC}								
I ² C support requi	No							
		R _{BOOST}	BOOST Level					
		0-Ω	0					
Edge and DC Boo	ost	1.8 kΩ ±1%	1	Boost Level 1: $R_{BOOST} = 1.8 \text{ k}\Omega$				
		3.6 kΩ ± 1%	2	1180051 = 1.0 1/22				
	Do Not Install (D		3					
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	High DV				
RX Sensitivity	22 kΩ - 33 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	High RXSensitivity Level:				
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	$R_{RXSEN1} = 37 \text{ k}\Omega$				
	37 kΩ ⁽²⁾	47 kΩ	High	$R_{RXSEN2} = 47 \text{ k}\Omega$				

⁽¹⁾ These parameters are starting values for a high loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 5V supply system could be applicable to 3.3V supply system as well

表 9. Design Parameters for 3.3 V Supply with Low to Medium Loss System

	•		•			
	VALUE ⁽¹⁾					
V _{CC}	3.3 V ±10%					
I ² C support required in system (Yes/No)						
		R _{BOOST}	BOOST Level			
		0-Ω	0			
Edge and DC Boo	st	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0-\Omega$		
		3.6 k Ω ±1%		1,80021 = 0.35		
		Do Not Install (DNI)	3			
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX		
RX Sensitivity	22 kΩ - 33 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	Sensitivity Level:		
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI		
	Do Not Install (DNI)	22 kΩ - 33 kΩ (27 kΩ typical)	High	R _{RXSEN2} = DNI		

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 3.3V supply system could be applicable to 5V supply system as well.

⁽²⁾ This resistor is needed for a 5V supply to divide the voltage down so the BOOST pin voltage does not exceed 3.6V



表 10. Design Parameters for 2.3V - 4.3V VBAT Supply with Low to Medium Loss System

PARAMETER							
V _{CC}	2.3 V to 4.3V						
I ² C support require	1 ² C support required in system (Yes/No)						
		R _{BOOST}	BOOST Level				
	0-Ω		0				
Edge and DC Boo	ost	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0.0$			
	3.6 kΩ ±1% 2		2	- 14BOOS1 - 0 32			
		Do Not Install (DNI)	3				
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX			
RX Sensitivity	22 kΩ - 33 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	Sensitivity Level:			
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI			
	37 k $\Omega^{(2)}$	10 kΩ	High	R _{RXSEN2} = DNI			

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 2.3V-4.3V supply system could be applicable to 5V supply system as well.

8.2.2 Detailed Design Procedure

The ideal BOOST setting is dependent upon the signal chain loss characteristics of the target platform. The recommendation is to start with BOOST level 0, and then increment to BOOST level 1, and so on. if permissible. Same applies to the RX sensitivity setting where it is recommended to plan for the required pads or connections to change boost settings, but to start with RX sensitivity level 1.

In order for the TUSB217-Q1 to recognize any change to the BOOST setting, the RSTN pin must be toggled. This is because the BOOST pin is latched on power up and the pin is ignored thereafter.

注

The TUSB217-Q1 compensates for extra attenuation in the signal path according to the configuration of the RX_SEN pin. This pin is not 5 V tolerant and therefore when selecting the highest RX sensitivity level, the voltage level at RX SEN pin must be less than 3.6V.

Placement of the device is also dependent on the application goal. 表 11 summarizes our recommendations.

表 11. Platform Placement Guideline

PLATFORM GOAL	SUGGESTED TUSB217-Q1 PLACEMENT
Pass USB Near End Mask at the receptacle	Close to measurement point (connector)
Pass USB Far End Eye Mask at the plug	Close to USB PHY
Cascade multiple TUSB217s to improve device enumeration	Midway between each USB interconnect

表 12. Table of Recommended Settings

BOOST and RX_SEN settings ⁽¹⁾ for channel loss							
Pre-channel cable length (Between USB PHY and TUSB217-Q1)	BOOST	RX_SEN					
0-3 meter	Level 0	Medium or High					
2-5 meter	Level 1	Medium or High					
Post-channel cable length (Between TUSB217-Q1 and inter-connect)	BOOST	RX_SEN					
0-2 meter	Level 0	Medium or High					
1-4 meter	Level 1	Medium or High					

⁽¹⁾ These parameters are starting values for different cable lengths. Further tuning might be required based on specific host and/or device as well as cable length and loss profile.

⁽²⁾ This resistor is needed for a VBAT supply (2.3V - 4.3V) to divide the voltage down so the BOOST pin voltage does not exceed 3.6V



8.2.2.1 Test Procedure to Construct USB High Speed Eye Diagram

注

USB-IF certification tests for High Speed eye masks require the *mandated use* of the USB-IF developed test fixtures. These test fixtures do not require the use of oscilloscope probes. Instead they use SMA cables. More information can be found at the USB-IF Compliance Updates Page. It is located under the *Electrical Specifications* section, ID 86 dated March 2013.

The following procedure must be followed before using any oscilloscope compliance software to construct a USB High Speed Eye Mask:

8.2.2.1.1 For a Host Side Application

- 1. Configure the TUSB217-Q1 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB217-Q1
- 3. Using SMA cables, connect the oscilloscope and the USB-IF host-side test fixture to the TUSB217-Q1
- 4. Enable the host to transmit USB TEST PACKET
- 5. Execute the oscilloscope USB compliance software.
- 6. Repeat the above steps in order to re-test TUSB217-Q1 with a different BOOST setting (must reset to change)

8.2.2.1.2 For a Device Side Application

- 1. Configure the TUSB217-Q1 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB217-Q1
- 3. Connect a USB host, the USB-IF device-side test fixture, and USB device to the TUSB217-Q1. Ensure that the USB-IF device test fixture is configured to the 'INIT' position
- 4. Allow the host to enumerate the device
- 5. Enable the device to transmit USB TEST PACKET
- 6. Using SMA cables, connect the oscilloscope to the USB-IF device-side test fixture and ensure that the device-side test fixture is configured to the 'TEST' position.
- 7. Execute the oscilloscope USB compliance software.
- 8. Repeat the above steps in order to re-test TUSB217-Q1 with a different BOOST setting (must reset to change)



8.2.3 Application Curves





图 8. Near End Eye Measurement Set up With Pre-channel Cable








图 13. 3 meter pre-channel with TUSB217-Q1 BOOST=0 RX_SEN=MED




图 14. 3 meter pre-channel with TUSB217-Q1 BOOST=0 RX_SEN=HIGH




图 15. 2 meter without TUSB217-Q1




图 16. 2 meter pre-channel with TUSB217-Q1 BOOST=1 RX_SEN=MED




图 17. 2 meter pre-channel with TUSB217-Q1 BOOST=1 RX_SEN=HIGH




图 18. 5 meter without TUSB217-Q1






图 19. 5 meter pre-channel with TUSB217-Q1 BOOST=1 RX_SEN=MED




图 20. 5 meter pre-channel with TUSB217-Q1 BOOST=1 RX_SEN=HIGH







图 21. Near end eye measurement set up with post-channel cable








图 26. 1 meter post-channel with TUSB217-Q1 BOOST=0 RX_SEN=MED




图 27. 1 meter post-channel with TUSB217-Q1 BOOST=0 RX_SEN=HIGH




图 28. 2 meter without TUSB217-Q1




图 29. 2 meter post-channel with TUSB217-Q1 BOOST=1 RX_SEN=MED




图 30. 2 meter post-channel with TUSB217-Q1 BOOST=1 RX_SEN=HIGH





图 31. 4 meter without TUSB217-Q1





9 Power Supply Recommendations

On power up, the interaction of the RSTN pin and power on ramp could result in digital circuits not being set correctly. The device should not be enabled until the power on ramp has settled to minimum recommended supply voltage or higher to ensure a correct power on reset of the digital circuitry. If RSTN cannot be held low by microcontroller or other circuitry until the power on ramp has settled, then an external capacitor from the RSTN pin to GND is required to hold the device in the low power reset state.

The RC time constant should be larger than five times of the power on ramp time (0 to V_{CC}). With a typical internal pullup resistance of 500 k Ω , the recommended minimum external capacitance is calculated as:

[Ramp Time x 5]
$$\div$$
 [500 k Ω] (1)



10 Layout

10.1 Layout Guidelines

Although the land pattern has matched trace width to pad width, optimal impedance control is based on the user's own PCB stack-up. The recommendation is to maintain 90 Ω differential routing underneath the device.

All dimensions are in millimetres (mm).

10.2 Layout Example




图 34. Layout Example (thermal pad grounding is optional)



11 器件和文档支持

11.1 文档支持

11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

E2E is a trademark of Texas Instruments.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

25




RGY0014B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

RGY0014B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com




EXAMPLE STENCIL DESIGN

RGY0014B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

版权 © 2018, Texas Instruments Incorporated

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TUSB217RGYRQ1	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 105	U217Q1
TUSB217RGYRQ1.A	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	U217Q1
TUSB217RGYTQ1	Active	Production	VQFN (RGY) 14	250 SMALL T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 105	U217Q1
TUSB217RGYTQ1.A	Active	Production	VQFN (RGY) 14	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	U217Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB217RGYRQ1	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TUSB217RGYTQ1	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB217RGYRQ1	VQFN	RGY	14	3000	367.0	367.0	35.0
TUSB217RGYTQ1	VQFN	RGY	14	250	210.0	185.0	35.0

重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月