

TS5A3159A 1Ω SPDT 模拟开关

5V 和 3.3V 单通道 2:1 多路复用器和多路解复用器

1 特性

- 额定的先断后合开关
- 断电模式中的隔离, $V_+ = 0$
- 与 TS5A3159 器件终端兼容
- 低导通状态电阻 (1Ω)
- 控制输入可承受 5.5V 电压
- 低电荷注入
- 出色的导通电阻匹配
- 低总谐波失真 (THD)
- 1.65V 至 5.5V 单电源运行
- 尖锁性能超过 100mA,
符合 JESD 78 II 类规范
- ESD 性能测试符合 JESD 标准
 - 2000V 人体放电模式
(A114-B, II 类)
 - 1000V 充电器件模型 (C101)

2 应用

- 手机
- 掌上电脑 (PDA)
- 便携式仪表
- 音频和视频信号路由
- 低电压数据采集系统
- 通信电路
- 调制解调器
- 硬盘
- 计算机外设
- 无线终端和外设

3 说明


TS5A3159A 器件是单极双投 (SPDT) 模拟开关, 设计的工作电压为 1.65V 至 5.5V。该器件提供低导通电阻和出色的导通电阻匹配以及先断后合功能, 能够防止信号从一个通道传输至另一通道时失真。此器件具有出色的总谐波失真 (THD) 性能并且能耗极低。这些特性使得这款器件适合于便携式音频应用。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS5A3159ADBVR	SOT-23 (6)	2.90mm × 1.60mm
TS5A3159ADCKR	SC70 (6)	2.00mm × 1.25mm
TS5A3159AYZPR	DSBGA (6)	1.41mm × 0.91mm

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

框图



Copyright © 2018, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SCDS200

目 录

1	特性	1
2	应用	1
3	说明	1
4	修订历史记录	2
5	Pin Configuration and Functions	3
6	Specifications	4
6.1	Absolute Maximum Ratings	4
6.2	ESD Ratings	4
6.3	Recommended Operating Conditions	4
6.4	Thermal Information	4
6.5	Electrical Characteristics for 5-V Supply	5
6.6	Electrical Characteristics for 3.3-V Supply	6
6.7	Electrical Characteristics for 2.5-V Supply	8
6.8	Electrical Characteristics for 1.8-V Supply	9
6.9	Typical Characteristics	11
7	Parameter Measurement Information	14
8	Detailed Description	18
8.1	Overview	18
8.2	Functional Block Diagram	18
8.3	Feature Description	18
8.4	Device Functional Modes	18
9	Application and Implementation	19
9.1	Application Information	19
9.2	Typical Application	19
10	Power Supply Recommendations	20
11	Layout	20
11.1	Layout Guidelines	20
11.2	Layout Example	20
12	器件和文档支持	21
12.1	器件支持	21
12.2	文档支持	22
12.3	社区资源	22
12.4	商标	22
12.5	静电放电警告	22
12.6	Glossary	22
13	机械、封装和可订购信息	22

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision E (November 2015) to Revision F Page

- Changed the YZP package From: 8 Pins To: 6 Pins in the *Thermal Information* table 4


Changes from Revision D (June 2015) to Revision E Page

- Changed Pin Descriptions 3

Changes from Revision C (May 2010) to Revision D Page

- 已添加应用、器件信息表、引脚功能表、ESD额定值表、热性能信息表、典型特性、特性说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分。 1

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23, SC-70	DSBGA		
COM	4	C2	I/O	Common switch port
GND	2	B1	—	Ground
IN	6	A2	I/O	Switch select. High = COM connected to NO; Low = COM connected to NC
NC	3	C1	I/O	Normally closed switched port
NO	1	A1	—	Normally open switch port
V+	5	B2	I	Power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V_+	Supply voltage ⁽³⁾		-0.5	6.5	V
V_{NO} , V_{NC} , V_{COM}	Analog voltage ⁽³⁾⁽⁴⁾⁽⁵⁾		-0.5	$V_+ + 0.5$	V
I_K	Analog port diode current	$V_{NC}, V_{NO}, V_{COM} < 0$	-50		mA
I_{NO} , I_{NC} , I_{COM}	ON-state switch current		-200	200	mA
	ON-state peak switch current ⁽⁶⁾	$V_{NO}, V_{NC}, V_{COM} = 0 \text{ to } V_+$	-400	400	mA
V_I	Digital input voltage ⁽³⁾⁽⁴⁾		-0.5	6.5	V
I_{IK}	Digital input clamp current	$V_I < 0$	-50		mA
I_+	Continuous current through V_+			100	mA
I_{GND}	Continuous current through GND		-100	100	mA
T_A	Absolute maximum operating temperature ⁽⁷⁾	DBV or DCK package		150	
		YZP package		125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration <10% duty cycle.
- (7) The lifetime of the device will be reduced if the device operates continually at this temperature.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{I/O}$	Switch input/output voltage	0	V_+	V
V_+	Supply voltage	1.65	5.5	V
V_I	Control input voltage	0	5.5	V
T_A	Operating temperature	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TS5A3159A			UNIT	
	DBV (SOT-23)	DCK (SC-70)	YZP (DSBGA)		
	6 PINS	6 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	165	259	123	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics for 5-V Supply

$V_+ = 4.5 \text{ V}$ to 5.5 V , $T = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T _A	V ₊	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
V _{COM} , V _{NO} , V _{NC}	Analog signal					0	V ₊	V	
r _{peak}	Peak ON resistance	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -100 mA,	Switch on, see Figure 14	25°C	4.5 V	0.8	1.1		Ω
				Full			1.5		
r _{on}	ON-state resistance	V _{NO} or V _{NC} = 2.5 V, I _{COM} = -100 mA,	Switch on, see Figure 14	25°C	4.5 V	0.7	0.9		Ω
				Full			1.1		
Δr _{on}	ON-state resistance match between channels	V _{NO} or V _{NC} = 2.5 V, I _{COM} = -100 mA,	Switch on, see Figure 14	25°C	4.5 V	0.05	0.1		Ω
				Full			0.1		
r _{on(flat)}	ON-state resistance flatness	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -100 mA,	Switch on, see Figure 14	25°C	4.5 V	0.15			Ω
		V _{NO} or V _{NC} = 1 V, 1.5 V, 2.5 V, I _{COM} = -100 mA,	Switch on, see Figure 14	25°C		0.1	0.25		
		Full		Full			0.25		
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current	V _{NC} or V _{NO} = 1 V, V _{COM} = 1 V to 4.5 V, or V _{NC} or V _{NO} = 4.5 V, V _{COM} = 1 V to 4.5 V,	Switch off, see Figure 15	25°C	5.5 V	-20	2	20	nA
				Full		-100		100	
I _{NC(PWROFF)} , I _{NO(PWROFF)}		V _{NC} or V _{NO} = 0 to 5.5 V, V _{COM} = 5.5 V to 0,	Switch off, see Figure 15	25°C	0 V	-1	0.2	1	μA
				Full		-20		20	
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	V _{NC} or V _{NO} = 1 V, V _{COM} = Open, or V _{NC} or V _{NO} = 4.5 V, V _{COM} = Open,	Switch on, see Figure 16	25°C	5.5 V	-20	2	20	nA
				Full		-100		100	
I _{COM(PWROFF)}	COM OFF leakage current	V _{NC} or V _{NO} = 0 to 5.5 V, V _{COM} = 5.5 V to 0,	Switch off, see Figure 15	25°	0 V	-1	0.1	1	μA
				Full		-20		20	
I _{COM(ON)}	COM ON leakage current	V _{NC} or V _{NO} = Open, V _{COM} = 1 V, or V _{NC} or V _{NO} = Open, V _{COM} = 4.5 V,	Switch on, see Figure 16	25°C	5.5 V	-20	2	20	nA
				Full		-100		100	
DIGITAL INPUT (IN)									
V _{IH}	Input logic high			Full		2.4	5.5		V
V _{IL}	Input logic low			Full		0	0.8		
I _{IH} , I _{IL}	Input leakage current	V _I = 5.5 V or 0		25°C	5.5 V	-2	2		nA
				Full		100		100	
DYNAMIC									
t _{ON}	Turnon time	V _{COM} = V ₊ , R _L = 50 Ω,	C _L = 35 pF, see Figure 18	25°C	5 V	1	12	30	ns
				Full	4.5 V to 5.5 V	1		35	
t _{OFF}	Turnoff time	V _{COM} = V ₊ , R _L = 50 Ω,	C _L = 35 pF, see Figure 18	25°C	5 V	1	5	20	ns
				Full	4.5 V to 5.5 V	1		30	
t _{BBM}	Break-before-make time	V _{NC} = V _{NO} = V ₊ , R _L = 50 Ω,	C _L = 35 pF, see Figure 19	25°C	5 V	6			ns
				Full	4.5 V to 5.5 V	1		20	
Q _C	Charge injection	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, see Figure 23	25°C	5 V		-20		pC
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V _{NC} or V _{NO} = V ₊ or GND,	Switch off, see Figure 17	25°C	5 V		18		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V _{NC} or V _{NO} = V ₊ or GND,	Switch on, see Figure 17	25°C	5 V		55		pF
C _{COM(ON)}	COM ON capacitance	V _{COM} = V ₊ or GND,	Switch on, see Figure 17	25°C	5 V		55		pF
C _I	Digital input capacitance	V _I = V ₊ or GND,	See Figure 17	25°C	5 V		2		pF
BW	Bandwidth	R _L = 50 Ω,	Switch on, see Figure 20	25°C	5 V		100		MHz

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 5-V Supply (continued)

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
O _{ISO}	Off isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch off, see Figure 21	25°C	5 V	–64			dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch on, see Figure 22	25°C	5 V	–64			dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 200 \text{ Hz to } 20 \text{ kHz}$, see Figure 24	25°C	5 V	0.004%			
SUPPLY									
I ₊	Positive supply current	$V_I = V_+$ or GND,	Switch on or off	25°C	5.5 V	10	50		nA
				Full			500		

6.6 Electrical Characteristics for 3.3-V Supply

$V_+ = 3 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V_+	V
r _{peak}	Peak ON resistance	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch on, See Figure 14	25°C	3 V	1.3	1.6		Ω
r _{on}	ON-state resistance	$V_{NO} \text{ or } V_{NC} = 2 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch on, See Figure 14	25°C	3 V	1.2	1.5		Ω
Δr _{on}	ON-state resistance match between channels	$V_{NO} \text{ or } V_{NC} = 2 \text{ V, } 0.8 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch on, See Figure 14	25°C	3 V	0.1	0.15		Ω
r _{on(flat)}	ON-state resistance flatness	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch on, See Figure 14	25°C	3 V	0.2			Ω
		$V_{NO} \text{ or } V_{NC} = 2 \text{ V, } 0.8 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch on, See Figure 14	25°C		0.15	0.3		
			Full			0.3			
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO off leakage current	$V_{NC} \text{ or } V_{NO} = 1 \text{ V, } V_{COM} = 1 \text{ V}$ to 3 V, or $V_{NC} \text{ or } V_{NO} = 3 \text{ V, } V_{COM} = 1 \text{ V}$ to 3 V,	Switch off, See Figure 15	25°C		–20	2	20	
I _{NC(PWROFF)} , I _{NO(PWROFF)}		$V_{NC} \text{ or } V_{NO} = 0 \text{ to } 3.6 \text{ V, }$ $V_{COM} = 3.6 \text{ V to } 0$,	Switch off, See Figure 15	25°C	0 V	–1	0.2	1	μA
	NC, NO on leakage current	$V_{NC} \text{ or } V_{NO} = 1 \text{ V, } V_{COM} =$ Open, or $V_{NC} \text{ or } V_{NO} = 3 \text{ V, } V_{COM} =$ Open,	Switch on, See Figure 16	25°C		–10	2	10	
I _{NC(ON)} , I _{NO(ON)}			Full	3.6 V		–20		20	nA
I _{COM(PWROFF)}	COM off leakage current	$V_{NC} \text{ or } V_{NO} = 3.6 \text{ V to } 0$, $V_{COM} = 0 \text{ to } 3.6 \text{ V}$,	Switch off, See Figure 15	25°	0 V	–1	0.2	1	μA
I _{COM(ON)}	COM on leakage current	$V_{NC} \text{ or } V_{NO} = \text{Open}$, $V_{COM} = 1 \text{ V, or } V_{NC} \text{ or }$ $V_{NO} = \text{Open, } V_{COM} = 3 \text{ V}$,	Switch on, See Figure 16	25°C	3.6 V	–10	2	10	
			Full			–20		20	nA
DIGITAL INPUT (IN)									
V _{IH}	Input logic high			Full		2.4	5.5		V
V _{IL}	Input logic low			Full		0	0.8		
I _{IH} , I _{IL}	Input leakage current	$V_I = 5.5 \text{ V or } 0$		25°C		–2	2		
			Full	3.6 V		–100	100		nA
DYNAMIC									
t _{ON}	Turnon time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	3.3 V	5	16	35	
			Full		3 V to 3.6 V	3		50	ns
t _{OFF}	Turnoff time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	3.3 V	1	9	20	
			Full		3 V to 3.6 V	1		30	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 3.3-V Supply (continued)

$V_+ = 3\text{ V}$ to 3.6 V , $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
t_{BBM} Break-before-make time	$V_{NC} = V_{NO} = V_+$, $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$, See Figure 19	25°C	3.3 V		9		ns
		Full	3 V to 3.6 V	1		40	
Q_C Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1\text{ nF}$, See Figure 23	25°C	3.3 V		-11	pC
$C_{NC(OFF)}$, $C_{NO(OFF)}$ NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_+$ or GND,	Switch off, See Figure 17	25°C	3.3 V		18	pF
$C_{NC(ON)}$, $C_{NO(ON)}$ NC, NO ON capacitance	V_{NC} or $V_{NO} = V_+$ or GND,	Switch on, See Figure 17	25°C	3.3 V		55	pF
$C_{COM(ON)}$ COM ON capacitance	$V_{COM} = V_+$ or GND,	Switch on, See Figure 17	25°C	3.3 V		55	pF
C_I Digital input capacitance	$V_I = V_+$ or GND,	See Figure 17	25°C	3.3 V		2	pF
BW Bandwidth	$R_L = 50\ \Omega$,	Switch on, See Figure 20	25°C	3.3 V		100	MHz
O_{ISO} Off isolation	$R_L = 50\ \Omega$, $f = 1\text{ MHz}$,	Switch off, See Figure 21	25°C	3.3 V		-64	dB
X_{TALK} Crosstalk	$R_L = 50\ \Omega$, $f = 1\text{ MHz}$,	Switch on, See Figure 22	25°C	3.3 V		-64	dB
THD Total harmonic distortion	$R_L = 600\ \Omega$, $C_L = 50\text{ pF}$,	$f = 20\text{ Hz}$ to 20 kHz , See Figure 24	25°C	3.3 V		0.01%	
SUPPLY							
I_+ Positive supply current	$V_I = V_+$ or GND,	Switch on or off	25°C		10	25	nA
			Full	3.6 V		100	

6.7 Electrical Characteristics for 2.5-V Supply

$V_+ = 2.3$ V to 2.7, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
$V_{\text{COM}}, V_{\text{NO}}, V_{\text{NC}}$	Analog signal range					0		V_+	V
r_{peak}	Peak ON resistance	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -8 \text{ mA}$,	Switch on, See Figure 14	25°C	2.3 V	1.8	2.5	Ω	
				Full			2.7		
r_{on}	ON-state resistance	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.8 \text{ V}$, $I_{\text{COM}} = -8 \text{ mA}$,	Switch on, See Figure 14	25°C	2.3 V	1.5	2	Ω	
				Full			2.4		
Δr_{on}	ON-state resistance match between channels	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.8 \text{ V}$, $I_{\text{COM}} = -8 \text{ mA}$,	Switch on, See Figure 14	25°C	2.3 V	0.15	0.2	Ω	
				Full			0.2		
$r_{\text{on(flat)}}$	ON-state resistance flatness	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -8 \text{ mA}$,	Switch on, See Figure 14	25°C	2.3 V	0.6		Ω	
				Full		0.6	1		
		$V_{\text{NO}} \text{ or } V_{\text{NC}} = 0.8 \text{ V}, 1.8 \text{ V}$, $I_{\text{COM}} = -8 \text{ mA}$,	Switch on, See Figure 14	25°C			1		
$I_{\text{NC(OFF)}},$ $I_{\text{NO(OFF)}}$	NC, NO OFF leakage current	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0.5 \text{ V}$, $V_{\text{COM}} = 0.5 \text{ V}$ to 2.3 V , or $V_{\text{NC}} \text{ or } V_{\text{NO}} = 2.3 \text{ V}$, $V_{\text{COM}} = 0.5 \text{ V}$ to 2.3 V ,	Switch off, See Figure 15	25°C	2.7 V	-20	2	20	nA
				Full		-50		50	
$I_{\text{NC(PWROFF)}},$ $I_{\text{NO(PWROFF)}}$		$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0$ to 3.6 V , $V_{\text{COM}} = 3.6 \text{ V}$ to 0 ,	Switch off, See Figure 15	25°C	0 V	-1	0.1	1	μA
				Full		-10		10	
$I_{\text{NC(ON)}},$ $I_{\text{NO(ON)}}$	NC, NO ON leakage current	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0.5 \text{ V}$, $V_{\text{COM}} = \text{Open}$, or $V_{\text{NC}} \text{ or } V_{\text{NO}} = 2.2 \text{ V}$, $V_{\text{COM}} = \text{Open}$,	Switch on, See Figure 16	25°C	2.7 V	-10	2	10	nA
				Full		-20		20	
$I_{\text{COM(PWROFF)}}$	COM OFF leakage current	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 2.7 \text{ V}$ to 0 , $V_{\text{COM}} = 0$ to 2.7 V ,	Switch off, See Figure 15	25°	0 V	-1	0.1	10	μA
				Full		-10		20	
$I_{\text{COM(ON)}}$	COM ON leakage current	$V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, $V_{\text{COM}} = 0.5 \text{ V}$, or $V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, $V_{\text{COM}} = 2.2 \text{ V}$,	Switch on, See Figure 16	25°C	2.7 V	-10	2	10	nA
				Full		-20		20	
DIGITAL INPUT (IN)									
V_{IH}	Input logic high			Full		1.8		5.5	V
V_{IL}	Input logic low			Full		0		0.6	
$I_{\text{IH}}, I_{\text{IL}}$	Input leakage current	$V_I = 5.5 \text{ V}$ or 0	$C_L = 35 \text{ pF}$, See Figure 18	25°C	2.7 V	-2		2	nA
				Full		20		20	
DYNAMIC									
t_{ON}	Turnon time	$V_{\text{COM}} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	2.5 V	5	22	40	ns
				Full	2.3 V to 2.7 V	5		50	
t_{OFF}	Turnoff time	$V_{\text{COM}} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	2.5 V	2	6	35	ns
				Full	2.3 V to 2.7 V	2		50	
t_{BBM}	Break-before-make time	$V_{\text{NC}} = V_{\text{NO}} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 19	25°C	2.5 V	2	13	35	ns
				Full	2.3 V to 2.7 V	2		45	
Q_C	Charge injection	$V_{\text{GEN}} = 0$, $R_{\text{GEN}} = 0$,	$C_L = 1 \text{ nF}$, See Figure 23	25°C	2.5 V		-7		pC
$C_{\text{NC(OFF)}},$ $C_{\text{NO(OFF)}}$	NC, NO OFF capacitance	$V_{\text{NC}} \text{ or } V_{\text{NO}} = V_+$ or GND,	Switch off, See Figure 17	25°C	2.5 V		18		pF
$C_{\text{NC(ON)}},$ $C_{\text{NO(ON)}}$	NC, NO ON capacitance	$V_{\text{NC}} \text{ or } V_{\text{NO}} = V_+$ or GND,	Switch on, See Figure 17	25°C	2.5 V		55		pF
$C_{\text{COM(ON)}}$	COM ON capacitance	$V_{\text{COM}} = V_+$ or GND,	Switch on, See Figure 17	25°C	2.5 V		55		pF
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 17	25°C	2.5 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$,	Switch on, See Figure 20	25°C	2.5 V		100		MHz

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 2.5-V Supply (continued)

$V_+ = 2.3 \text{ V to } 2.7$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
O _{ISO}	Off isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch off, See Figure 21	25°C	2.5 V		-64		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch on, See Figure 22	25°C	2.5 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 24	25°C	2.5 V		0.02%		
SUPPLY									
I ₊	Positive supply current	$V_I = V_+$ or GND,	Switch on or off	25°C Full	2.7 V	10 50	20		nA

6.8 Electrical Characteristics for 1.8-V Supply

$V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0	V ₊		V
r _{peak}	Peak ON resistance	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -2 mA,	Switch on, See Figure 14	25°C Full	1.65 V	5 15			Ω
r _{on}	ON-state resistance	V _{NO} or V _{NC} = 1.5 V, I _{COM} = -2 mA,	Switch on, See Figure 14	25°C Full	1.65 V	2 2.5 3.5			Ω
Δr _{on}	ON-state resistance match between channels	V _{NO} or V _{NC} = 1.5 V, I _{COM} = -2 mA,	Switch on, See Figure 14	25°C Full	1.65 V	0.15 0.4	0.4		Ω
r _{on(flat)}	ON-state resistance flatness	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -8 mA,	Switch on, See Figure 14	25°C	1.65 V	5			Ω
		V _{NO} or V _{NC} = 0.6 V, 1.5 V, I _{COM} = -2 mA,	Switch on, See Figure 14	25°C Full	1.65 V	4.5			Ω
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current	V _{NC} or V _{NO} = 0.3 V, V _{COM} = 0.3 V to 1.65 V, or V _{NC} or V _{NO} = 1.65 V, V _{COM} = 0.3 V to 1.65 V,	Switch off, See Figure 15	25°C Full	1.95 V	-5 -20	2 20		nA
I _{NC(PWROFF)} , I _{NO(PWROFF)}		V _{NC} or V _{NO} = 0 to 1.95 V, V _{COM} = 1.95 V to 0,	Switch off, See Figure 15	25°C Full	0 V	-1 -5	0.1 5		μA
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	V _{NC} or V _{NO} = 0.3 V, V _{COM} = Open, or V _{NC} or V _{NO} = 1.65 V, V _{COM} = Open,	Switch on, See Figure 16	25°C Full	1.95 V	-5 -20	2 20		nA
I _{COM(PWROFF)}	COM OFF leakage current	V _{NC} or V _{NO} = 1.95 V to 0, V _{COM} = 0 to 1.95 V,	Switch off, See Figure 15	25° Full	0 V	-1 -5	0.1 5		μA
I _{COM(ON)}	COM ON leakage current	V _{NC} or V _{NO} = Open, V _{COM} = 0.3 V, or V _{NC} or V _{NO} = Open, V _{COM} = 1.65 V,	Switch on, See Figure 16	25°C Full	1.95 V	-5 -20	2 20		nA
DIGITAL INPUT (IN)									
V _{IH}	Input logic high			Full		1.5	5.5		V
V _{IL}	Input logic low			Full		0	0.6		
I _{IH} , I _{IL}	Input leakage current	V _I = 5.5 V or 0		25°C Full	1.95 V	-2 20	2 20		nA
DYNAMIC									
t _{ON}	Turnon time	V _{COM} = V ₊ , R _L = 50 Ω,	C _L = 35 pF, See Figure 18	25°C Full	1.8 V 1.65 V to 1.95 V	10 10	35 75	70	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Electrical Characteristics for 1.8-V Supply (continued)

$V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
t_{OFF}	Turnoff time	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	1.8 V	2	15	40	ns
				Full	1.65 V to 1.95 V	2	50		
t_{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 19	25°C	1.8 V	22			ns
				Full	1.65 V to 1.95 V	2	70		
Q_C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 23	25°C	1.8 V	–4			pC
$C_{NC(OFF)}$, $C_{NO(OFF)}$	NC, NO OFF capacitance	$V_{NC} \text{ or } V_{NO} = V_+$ or GND,	Switch off, See Figure 17	25°C	1.8 V	18			pF
$C_{NC(ON)}$, $C_{NO(ON)}$	NC, NO ON capacitance	$V_{NC} \text{ or } V_{NO} = V_+$ or GND,	Switch on, See Figure 17	25°C	1.8 V	55			pF
$C_{COM(ON)}$	COM ON capacitance	$V_{COM} = V_+$ or GND,	Switch on, See Figure 17	25°C	1.8 V	55			pF
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 17	25°C	1.8 V	2			pF
BW	Bandwidth	$R_L = 50 \Omega$,	Switch on, See Figure 20	25°C	1.8 V	105			MHz
O_{ISO}	Off isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch off, See Figure 21	25°C	1.8 V	64			dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch on, See Figure 22	25°C	1.8 V	64			dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 24	25°C	1.8 V	0.06%			
SUPPLY									
I_+	Positive supply current	$V_I = V_+$ or GND,	Switch on or off	25°C	1.95 V	5	15		μA
				Full			50		

6.9 Typical Characteristics




Figure 1. Logic Threshold vs Power Supply




Figure 2. r_{on} vs V_{COM}




Figure 3. r_{on} vs V_{COM} (V₊ = 3.3 V)




Figure 4. r_{on} vs V_{COM} (V₊ = 5 V)




Figure 5. Leakage Current vs Temperature
(V₊ = 3.3 V)





Figure 6. Leakage Current vs Temperature
(V₊ = 5 V)

Typical Characteristics (continued)



Typical Characteristics (continued)




Figure 13. Total Harmonic Distortion vs Frequency
(V₊ = 5 V)

7 Parameter Measurement Information




Figure 14. ON-State Resistance (r_{on})




Figure 15. OFF-State Leakage Current ($I_{NC(OFF)}$, $I_{NC(PWROFF)}$, $I_{NO(OFF)}$, $I_{NO(PWROFF)}$, $I_{COM(OFF)}$, $I_{COM(PWROFF)}$)




Figure 16. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)

Parameter Measurement Information (continued)






Figure 17. Capacitance (C_I , $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NO(OFF)}$, $C_{NC(ON)}$, $C_{NO(ON)}$)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- (2) C_L includes probe and jig capacitance.

Figure 18. Turnon (t_{ON}) and Turnoff Time (t_{OFF})

Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 19. Break-Before-Make Time (t_{BBM})




Figure 20. Bandwidth (BW)




Figure 21. OFF Isolation (O_{ISO})

Parameter Measurement Information (continued)






Figure 22. Crosstalk (X_{TALK})



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 23. Charge Injection (Q_C)



- (1) C_L includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)


8 Detailed Description

8.1 Overview

The TS5A3159A is a single-pole-double-throw (SPDT) solid-state analog switch. The TS5A3159A, like all analog switches, is bidirectional. When powered on, each COM pin is connected to the NC pin. For this device, NC stands for *normally closed* and NO stands for *normally open*. If IN is low, COM is connected to NC. If IN is high, COM is connected to NO.

The TS5A3159A is a break-before-make switch. This means that during switching, a connection is broken before a new connection is established. The NC and NO pins are never connected to each other.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A3159A make this switch an excellent choice for analog signals that require minimal distortion. In addition, the low THD allows audio signals to be preserved more clearly as they pass through the device.

The 1.65-V to 5.5-V operation allows compatibility with more logic levels, and the bidirectional I/Os can pass analog signals from 0 V to V_+ with low distortion.

8.4 Device Functional Modes

Table 1 lists the functional modes of the TS5A3159A.

Table 1. Function Table

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A3159A can be used in a variety of customer systems. The TS5A3159A can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

Figure 25. System Schematic for TS5A3159A

9.2.1 Design Requirements

In this particular application, V_+ was 5 V, although V_+ is allowed to be any voltage specified in [Recommended Operating Conditions](#). A decoupling capacitor is recommended on the V_+ pin. See [Power Supply Recommendations](#) for more details.

9.2.2 Detailed Design Procedure

In this application, IN is, by default, pulled low to GND. Choose the resistor size based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

9.2.3 Application Curve




Figure 26. Power-Supply Current vs Temperature ($V_+ = 5$ V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1\text{-}\mu\text{F}$ bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a $0.01\text{-}\mu\text{F}$ or $0.022\text{-}\mu\text{F}$ capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a $0.1\text{-}\mu\text{F}$ bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. $0.1\text{-}\mu\text{F}$ and $1\text{-}\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. [Figure 27](#) shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN pin must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states.

11.2 Layout Example




Figure 27. Trace Example

12 器件和文档支持

12.1 器件支持

12.1.1 器件命名规则

表 2. 参数说明

符号	说明
V_{COM}	COM 时的电压
V_{NC}	NC 时的电压
V_{NO}	NO 时的电压
r_{on}	通道打开时 COM 和 NC 或 COM 和 NO 端口之间的电阻
r_{peak}	额定电压范围的导通电阻峰值
Δr_{on}	通道间 r_{on} 的差值
$r_{on(flat)}$	额定条件范围下，同一通道内 r_{on} 最大值与最小值之间的差值
$I_{NC(OFF)}$	在输入和输出的最坏条件下，相应通道（NC 到 COM）处于关闭状态时，在 NC 端口测量的泄漏电流
$I_{NC(PWROFF)}$	在电源关闭状态下， $V_+ = 0$ 时，在 NC 端口测量的泄漏电流
$I_{NO(OFF)}$	在最不理想的输入和输出条件下，相应通道（NO 到 COM）处于关闭状态时，在 NO 端口测量的泄漏电流
$I_{NO(PWROFF)}$	在电源关闭状态下， $V_+ = 0$ 时，在 NO 端口测量的泄漏电流
$I_{NC(ON)}$	相应通道（NC 到 COM）处于开启状态且输出（COM）处于开放状态时，在 NC 端口测量的泄漏电流
$I_{NO(ON)}$	相应通道（NO 到 COM）处于开启状态且输出（COM）处于开放状态时，在 NO 端口测量的泄漏电流
$I_{COM(ON)}$	相应通道（COM 到 NO 或 COM 到 NC）处于开启状态且输出（NC 或 NO）处于开放状态时，在 COM 端口测量的泄漏电流
$I_{COM(PWROFF)}$	在电源关闭状态下， $V_+ = 0$ 时，在 COM 端口测量的泄漏电流
V_{IH}	控制输入 (IN) 逻辑高电平的最小输入电压
V_{IL}	控制输入 (IN) 逻辑低电平的最大输入电压
V_I	(IN) 时的电压
I_{IH} 、 I_{IL}	在 (IN) 测量的泄漏电流
t_{ON}	开关导通时间。此参数是在额定条件范围下，开关导通时，通过数字控制 (IN) 信号和模拟输出（COM、NC 或 NO）信号之间的传播延迟测量得出。
t_{OFF}	开关关断时间。此参数是在额定条件范围下，开关关断时，通过数字控制 (IN) 信号和模拟输出（COM、NC 或 NO）信号之间的传播延迟测量得出。
t_{BBM}	先断后合时间。此参数是在额定条件范围下，控制信号改变状态时，通过两个相邻模拟通道（NC 和 NO）的输出之间的传播延迟测量得出。
Q_C	电荷注入是测量从控制 (IN) 输入到模拟（NC、NO、或 COM）输入产生的不需要的信号耦合的方法。电荷注入以库仑为单位，通过控制输入切换引起的总电荷测量得出。电荷注入， $Q_C = C_L \times \Delta V_O$ ， C_L 是负载电容， ΔV_O 是模拟输出电压的变化。
$C_{NC(OFF)}$	相应通道（NC 到 COM）关闭时 NC 端口的电容
$C_{NO(OFF)}$	相应通道（NO 到 COM）关闭时 NO 端口的电容
$C_{NC(ON)}$	相应通道（NC 到 COM）开启时 NC 端口的电容
$C_{NO(ON)}$	相应通道（NO 到 COM）开启时 NO 端口的电容
$C_{COM(ON)}$	相应通道（COM 到 NC 或 COM 到 NO）开启时 COM 端口的电容
C_{IN}	(IN) 的电容
O_{ISO}	开关的关闭隔离是测量关闭状态开关阻抗的方法。关闭隔离以 dB 为单位，当相应通道（NC 到 COM 或 NO 到 COM）处于关闭状态时，在额定频率下测量得出。
X_{TALK}	串扰是测量从开启状态的通道到关闭状态的通道（NC 到 NO 或 NO 到 NC）产生的不必要的信号耦合的方法。串扰在额定频率下测量得出且以 dB 为单位。
BW	开关的带宽。这是开启状态通道的增益中的频率 - 比 DC 增益低 3dB。
THD	总谐波失真描述由模拟开关导致的信号失真。其定义为基础谐波的第二、第三或更高谐波与基础谐波的绝对幅度的比值或均方根 (RMS) 值。
I_+	静态电源电流，且控制 (IN) 终端为 V_+ 或 GND

12.2 文档支持

12.2.1 相关文档

请参阅如下相关文档：

《CMOS 输入缓慢变化或悬空的影响》，[SCBA004](#)

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，
并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在
e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告

 这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A3159ADBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAJR JAJH	Samples
TS5A3159ADBVR4	LIFEBUY	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAJR JAJH	
TS5A3159ADBVRG4	LIFEBUY	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAJR JAJH	
TS5A3159ADBVT	LIFEBUY	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAJK, JAJR) JAJH	
TS5A3159ADBVTE4	LIFEBUY	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAJK, JAJR) JAJH	
TS5A3159ADCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JJK, JJR) JJH	Samples
TS5A3159ADCKRE4	LIFEBUY	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JJK, JJR) JJH	
TS5A3159ADCKRG4	LIFEBUY	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JJK, JJR) JJH	
TS5A3159ADCKT	LIFEBUY	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JJK, JJR) JJH	
TS5A3159AYZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	JJN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3159ADBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3159ADBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3159ADCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3159ADCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3159ADCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3159ADCKT	SC70	DCK	6	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3159AYZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3159ADBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TS5A3159ADBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TS5A3159ADCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TS5A3159ADCKR	SC70	DCK	6	3000	205.0	200.0	33.0
TS5A3159ADCKT	SC70	DCK	6	250	202.0	201.0	28.0
TS5A3159ADCKT	SC70	DCK	6	250	205.0	200.0	33.0
TS5A3159AYZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0


PACKAGE OUTLINE

DBV0006A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/E 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X


4214840/E 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-203 variation AB.


LAND PATTERN DATA

DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE

Example Board Layout


Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4219524/A 06/2014

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

EXAMPLE BOARD LAYOUT

YZP0006


DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE

SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4219524/A 06/2014

NOTES: (continued)


4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

EXAMPLE STENCIL DESIGN

YZP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4219524/A 06/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司