


TS3USB221 具有单使能端的 高速 USB 2.0 (480Mbps) 1:2 多路复用器或多路信号分离器开关

1 特性

- V_{CC} 工作范围为 2.3V 和 3.6V
- $V_{I/O}$ 支持高达 5.5V 的信号
- 1.8V 兼容控制引脚输入
- $\overline{OE}$ 禁用时采用低功耗模式 (1 μ A)
- $R_{ON} = 6\Omega$ (最大值)
- $\Delta r_{ON} = 0.2\Omega$ (典型值)
- $C_{IO(ON)} = 6\text{pf}$ (最大值)
- 低功耗 (最大值为 30 μ A)
- ESD > 2000V 人体放电模型 (HBM)
- 高带宽 (典型值为 1GHz)

2 应用

- 符合 USB 1.0、1.1 和 2.0 标准的信号路由
- 移动产业处理器接口 (MIPI™) 信号路由
- MHL 1.0



3 说明


TS3USB221 是一款高带宽开关，专为手持和消费类应用（例如手机、数码相机和具有集线器的笔记本电脑或具有受限 USB I/O 的控制器）中的高速 USB 2.0 信号切换而设计。此开关具有较宽的带宽 (1GHz)，这一特性使得信号传递具有最少的边缘失真和相位失真。该器件将 USB 主器件差动输出复用到一个相应的输出（共两个输出）。此开关为双向开关，输出端高速信号具有极少或零衰减。TS3USB221 旨在降低位间偏移并改善通道间噪声隔离。TS3USB221 同样能够兼容各种标准，例如高速 USB 2.0 (480Mbps)。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TS3USB221	DRC (VSON , 10)	3mm × 3mm
	RSE (UQFN , 10)	2mm × 1.5mm

(1) 有关所有可用封装，请参阅节 11。

(2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。



A. EN 是应用于开关的内部启用信号。

每个 FET 开关 (SW) 的简化版原理图)



Table of Contents

1 特性	1	7.1 Overview.....	12
2 应用	1	7.2 Functional Block Diagram.....	12
3 说明	1	7.3 Feature Description.....	12
4 Pin Configuration and Functions	3	7.4 Device Functional Modes.....	12
5 Specifications	4	8 Application and Implementation	13
5.1 Absolute Maximum Ratings.....	4	8.1 Application Information.....	13
5.2 ESD Ratings.....	4	8.2 Typical Application.....	13
5.3 Recommended Operating Conditions.....	4	8.3 Power Supply Recommendations.....	15
5.4 Thermal Information.....	5	8.4 Layout.....	15
5.5 Electrical Characteristics.....	5	9 Device and Documentation Support	17
5.6 Dynamic Electrical Characteristics, $V_{CC} = 3.3V \pm 10\%$	6	9.1 Documentation Support.....	17
5.7 Dynamic Electrical Characteristics, $V_{CC} = 2.5V \pm 10\%$	6	9.2 接收文档更新通知.....	17
5.8 Switching Characteristics, $V_{CC} = 3.3V \pm 10\%$	6	9.3 支持资源.....	17
5.9 Switching Characteristics, $V_{CC} = 2.5V \pm 10\%$	6	9.4 Trademarks.....	17
5.10 Typical Characteristics.....	7	9.5 静电放电警告.....	17
6 Parameter Measurement Information	8	9.6 术语表.....	17
7 Detailed Description	12	10 Revision History	17
		11 Mechanical, Packaging, and Orderable Information	18

4 Pin Configuration and Functions




图 4-1. DRC Package, 10-Pin VSON (Top View)




图 4-2. RSE Package, 10-Pin UQFN (Top View)




图 4-3. RSE Package, 10-Pin UQFB (Bottom View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1D+	1	I/O	USB port 1
1D -	2	I/O	
2D+	3	I/O	USB port 2
2D -	4	I/O	
GND	5	—	Ground
OE	6	I	Bus-switch enable
D -	7	I/O	Common USB port
D+	8	I/O	
S	9	I	Select input
V _{CC}	10	—	Supply voltage

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		− 0.5	4.6	V
V _{IN}	Control input voltage ^{(2) (3)}		− 0.5	7	V
V _{I/O}	Switch I/O voltage ^{(2) (3) (4) (6)}		− 0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0	− 50		mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0	− 50		mA
I _{I/O}	ON-state switch current ⁽⁵⁾		±120		mA
	Continuous current through V _{CC} or GND		±100		mA
T _{stg}	Storage temperature		− 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The I/O pins are 5.5V tolerant and functional for the entire range. However, for $V_{I/O} > 3.6V$, the channel RON is high (up to 100Ω).

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

See ⁽¹⁾.

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V _{IH}	High-level control input voltage	V _{CC} = 2.3V to 2.7V	0.46 × V _{CC}	V _{CC}	V
		V _{CC} = 2.7V to 3.6V			
V _{IL}	Low-level control input voltage	V _{CC} = 2.3V to 2.7V	0	0.25 × V _{CC}	V
		V _{CC} = 2.7V to 3.6V			
V _{I/O}	Data input/output voltage		0	5.5	V
T _A	Operating free-air temperature		− 40	85	°C

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the [Implications of Slow or Floating CMOS Inputs](#) application note.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3USB221		UNIT
		DRC (VSON)	RSE (UQFN)	
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	57.7	204.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	87.7	118.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	32.6	121.5	
ψ_{JT}	Junction-to-top characterization parameter	8.2	13.9	
ψ_{JB}	Junction-to-board characterization parameter	32.8	121.2	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	18.5	N/A	

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	$V_{CC} = 3.6V, 2.7V,$	$I_I = -18mA$	-1.8			V
I_{IN} Control inputs	$V_{CC} = 3.6V, 2.7V, 0V,$	$V_{IN} = 0V \text{ to } 3.6V$			± 1	μA
I_{OZ} ⁽³⁾	$V_{CC} = 3.6V, 2.7V,$ $V_O = 0V \text{ to } 3.6V, V_I = 0V,$	$V_{IN} = V_{CC} \text{ or } GND,$ Switch OFF			± 1	μA
I_{OFF}	$V_{CC} = 0V$	$V_{I/O} = 0V \text{ to } 3.6V$			± 2	μA
		$V_{I/O} = 0V \text{ to } 2.7V$			± 1	
I_{CC}	$V_{CC} = 3.6V, 2.7V,$ $V_{IN} = V_{CC} \text{ or } GND,$	$I_{I/O} = 0V,$ Switch ON or OFF			30	μA
I_{CC} (low power mode)	$V_{CC} = 3.6V, 2.7V,$ $V_{IN} = V_{CC} \text{ or } GND$	Switch disabled ($\overline{OE}$ in high state)			1	μA
ΔI_{CC} ⁽⁴⁾ Control inputs	One input at 1.8V, Other inputs at V_{CC} or GND	$V_{CC} = 3.6V$			20	μA
		$V_{CC} = 2.7V$			0.5	
C_{in} Control inputs	$V_{CC} = 3.3V, 2.5V,$	$V_{IN} = 3.3V \text{ or } 0V$		1	2	pF
$C_{io(OFF)}$	$V_{CC} = 3.3V, 2.5V,$	$V_{I/O} = 3.3V \text{ or } 0V,$ Switch OFF		3	4	pF
$C_{io(ON)}$	$V_{CC} = 3.3V, 2.5V,$	$V_{I/O} = 3.3V \text{ or } 0V,$ Switch ON		5	6	pF
r_{on} ⁽⁵⁾	$V_{CC} = 3V, 2.3V$	$V_I = 0V,$ $I_O = 30mA$			6	Ω
		$V_I = 2.4V,$ $I_O = -15mA$			6	
Δr_{on}	$V_{CC} = 3V, 2.3V$	$V_I = 0V,$ $I_O = 30mA$		0.2		Ω
		$V_I = 1.7,$ $I_O = -15mA$		0.2		
$r_{on(Flat)}$	$V_{CC} = 3V, 2.3V$	$V_I = 0V,$ $I_O = 30mA$		1		Ω
		$V_I = 1.7,$ $I_O = -15mA$		1		

(1) V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

(2) All typical values are at $V_{CC} = 3.3V$ (unless otherwise noted), $T_A = 25^\circ C$.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

(5) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

5.6 Dynamic Electrical Characteristics, $V_{CC} = 3.3V \pm 10\%$

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3V \pm 10\%$, $GND = 0V$

PARAMETER		TEST CONDITIONS	TYP ⁽¹⁾	UNIT
X_{TALK}	Crosstalk	$R_L = 50\Omega$, $f = 250\text{MHz}$	- 40	dB
O_{IRR}	OFF isolation	$R_L = 50\Omega$, $f = 250\text{MHz}$	- 41	dB
BW	Bandwidth (- 3dB)	$R_L = 50\Omega$	1	GHz

- (1) For Maximum or Minimum conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.

5.7 Dynamic Electrical Characteristics, $V_{CC} = 2.5V \pm 10\%$

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 2.5V \pm 10\%$, $GND = 0V$

PARAMETER		TEST CONDITIONS	TYP ⁽¹⁾	UNIT
X_{TALK}	Crosstalk	$R_L = 50\Omega$, $f = 250\text{MHz}$	- 39	dB
O_{IRR}	OFF isolation	$R_L = 50\Omega$, $f = 250\text{MHz}$	- 40	dB
BW	Bandwidth (- 3dB)	$R_L = 50\Omega$	1	GHz

- (1) For maximum or minimum conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.

5.8 Switching Characteristics, $V_{CC} = 3.3V \pm 10\%$

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3V \pm 10\%$, $GND = 0V$

PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd}	Propagation delay ^{(2) (3)}		0.25		ns
t_{ON}	Line enable time	S to D, nD		30	ns
		$\overline{OE}$ to D, nD		17	
t_{OFF}	Line disable time	S to D, nD		12	ns
		$\overline{OE}$ to D, nD		10	
$t_{SK(O)}$	Output skew between center port to any other port ⁽²⁾		0.1	0.2	ns
$t_{SK(P)}$	Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$) ⁽²⁾		0.1	0.2	ns

- (1) For maximum or minimum conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.
- (2) Specified by design
- (3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. This time constant adds very little propagational delay to the system because the time is much smaller than the rise/fall times of typical driving signals. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and the switch interactions with the load on the driven side.

5.9 Switching Characteristics, $V_{CC} = 2.5V \pm 10\%$

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 2.5V \pm 10\%$, $GND = 0V$

PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd}	Propagation delay ^{(2) (3)}		0.25		ns
t_{ON}	Line enable time	S to D, nD		50	ns
		$\overline{OE}$ to D, nD		32	
t_{OFF}	Line disable time	S to D, nD		23	ns
		$\overline{OE}$ to D, nD		12	
$t_{SK(O)}$	Output skew between center port to any other port ⁽²⁾		0.1	0.2	ns
$t_{SK(P)}$	Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$) ⁽²⁾		0.1	0.2	ns

- (1) For maximum or minimum conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.
- (2) Specified by design

- (3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. The time constraint adds very little propagational delay to the system because the time is much smaller than the rise and fall times of typical driving signals. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and the switch interactions with the load on the driven side.

5.10 Typical Characteristics




图 5-1. Gain vs Frequency




图 5-2. OFF Isolation vs Frequency




图 5-3. Crosstalk vs Frequency





图 5-4. R_{on} vs V_{IN} ($I_{OUT} = -30$ mA)

6 Parameter Measurement Information



(1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.

(2) C_L includes probe and jig capacitance.

图 6-1. Turnon (t_{ON}) and Turnoff Time (t_{OFF})




图 6-2. OFF Isolation (O_{ISO})




图 6-3. Crosstalk (X_{TALK})




图 6-4. Bandwidth (BW)




图 6-5. Propagation Delay








图 6-6. Skew Test

图 6-7. ON-State Resistance (r_{on})



OFF-State Leakage Current
Channel OFF
 $V_{CTRL} = V_{IH}$ or V_{IL}

图 6-8. OFF-State Leakage Current



$V_{BIAS} = V_{CC}$ or GND
 $V_{CTRL} = V_{CC}$ or GND
Capacitance is measured at 1D,
2D, D, and S inputs during ON
and OFF conditions.

图 6-9. Capacitance

7 Detailed Description


7.1 Overview

The TS3USB221 device is a 2-channel SPDT switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that reduces the power consumption to 1 μ A for portable applications with a battery or limited power budget.

The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480Mbps).

The TS3USB221 device integrates ESD protection cells on all pins, is available in a SON package (3mm $\times$ 3mm) as well as in a tiny μ QFN package (2mm $\times$ 1.5mm) and is characterized over the free-air temperature range from -40°C to 85°C .

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Low Power Mode

The TS3USB221 has a low power mode that reduces the power consumption to 1 μ A when the device is not in use. The bus-switch enable pin $\overline{\text{OE}}$ must be supplied with a logic high signal to put the device in low power mode and disable the switch.

7.4 Device Functional Modes

表 7-1. Truth Table

S	OE	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB221 can effectively expand the limited USB I/Os by switching between multiple USB buses and interface with the buses on a single USB hub or controller. TS3USB221 can also be used to connect a single controller to two USB connectors.

8.2 Typical Application




图 8-1. Simplified Schematic

8.2.1 Design Requirements

Follow the design requirements of the USB 1.0, 1.1, and 2.0 standards.

TI recommends that the digital control pins S and $\overline{OE}$ be pulled up to V_{CC} or down to GND to avoid undesired switch positions that can result from the floating pin.

8.2.2 Detailed Design Procedure

The TS3USB221 can operate properly without any external components. However, TI recommends to connect unused pins to ground through a $50\ \Omega$ resistor to prevent signal reflections back into the device.

8.2.3 Application Curves




图 8-2. Eye Pattern: 480Mbps USB Signal With No Switch (Through Path)




图 8-3. Eye Pattern: 480Mbps USB Signal With Switch NC Path




图 8-4. Eye Pattern: 480Mbps USB Signal With Switch NO Path

8.3 Power Supply Recommendations

Make sure the power to the device is supplied through the V_{CC} pin and follows the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

8.4 Layout

8.4.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible. Avoid placing the bypass caps near the D+/D – traces.

Make sure the high-speed D+/D – trace lengths match and are no more than 4 inches, otherwise the eye diagram performance can degrade. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, make sure the impedance of D+ and D – traces match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners to reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around the via to minimize the capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because stubs cause signal reflections. If a stub is unavoidable, keep the stub less than 200mm.

Route all high-speed USB signal traces over continuous planes (V_{CC} or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

A printed circuit board with at least four layers is recommended because of high frequencies associated with the USB; two signal layers separated by a ground and power layer as shown in 图 8-5.




图 8-5. Four-Layer Board Stack-Up

Make sure the majority of signal traces run on a single layer, preferably Signal 1. Make sure the GND plane, which is solid with no cuts, is immediately next to this layer. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see [High Speed Layout Guidelines](#) and [USB 2.0 Board Design and Layout Guidelines](#).

8.4.2 Layout Example




图 8-6. Package Layout Diagram

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [High Speed Layout Guidelines](#)
- Texas Instruments, [USB 2.0 Board Design and Layout Guidelines](#)
- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application note](#)

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.4 Trademarks

MIPI™ is a trademark of Mobile Industry Processor Interface Alliance.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision L (October 2024) to Revision M (November 2024)	Page
• 将 <i>说明</i> 部分和 <i>动态电气特性</i> 表中列出的典型带宽值从 1.1GHz 更改为 1GHz.....	1

Changes from Revision K (July 2024) to Revision L (October 2024)	Page
• 将 <i>特性</i> 要点从 $R_{ON} = 6\omega$ (最大值) 更改为 $R_{ON} = 6\Omega$ (最大值)	1
• 将 <i>特性</i> 要点从 $\delta r_{ON} = 0.2\omega$ (典型值) 更改为 $\Delta r_{ON} = 0.2\Omega$ (典型值)	1

Changes from Revision J (January 2019) to Revision K (July 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将典型带宽值从 1.1GHz 更改为 1GHz.....	1

• Added footnote to the $V_{I/O}$ parameter in the <i>Absolute Maximum Ratings</i> table.....	4
• Changed CDM test conditions in the <i>ESD Ratings</i> table from: per JEDEC specification JESD22-C101 to: per ANSI/ESDA/JEDEC JS-002.....	4
• Changed RSE (UQFN) junction-to-ambient thermal resistance value from: 169.8°C/W to: 204.8°C/W.....	5
• Changed RSE (UQFN) junction-to-case (top) thermal resistance value from: 84.7°C/W to: 118.1°C/W.....	5
• Changed RSE (UQFN) junction-to-board thermal resistance value from: 94.9°C/W to: 121.5°C/W.....	5
• Changed RSE (UQFN) junction-to-top characterization parameter value from: 5.7°C/W to: 13.9°C/W.....	5
• Changed RSE (UQFN) junction-to-board characterization parameter value from: 94.9°C/W to: 121.2°C/W.....	5
• Changed the V_{IK} value in the <i>Electrical Characteristics</i> table from: – 1.8V maximum to: – 1.8V minimum.....	5
• Changed the <i>Typical Characteristics</i> section.....	7

Changes from Revision I (January 2016) to Revision J (January 2019)	Page
• Added CDM value and table notes to the <i>ESD Ratings</i>	4

Changes from Revision H (February 2015) to Revision I (January 2016)	Page
• Changed V_{IH} Max from 5.5 to V_{CC} in <i>Recommended Operating Conditions</i> table.....	4

Changes from Revision G (September 2010) to Revision H (February 2015)	Page
• 将“特性”的第一个要点从“ V_{CC} 工作电压为 2.5V 和 3.3V”更改为“ V_{CC} 工作电压为 2.3V 和 3.6V”.....	1
• 添加了引脚配置和功能部分、ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• 删除了订购信息表.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN080104RSER	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5H, L5O, L5 R, L5V)
TS3USB221DRCR	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG
TS3USB221DRCR.A	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG
TS3USB221DRCR.B	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG
TS3USB221DRCRG4	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG
TS3USB221RSER	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5H, L5O, L5 R, L5V)
TS3USB221RSER.A	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5H, L5O, L5 R, L5V)
TS3USB221RSER.B	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5H, L5O, L5 R, L5V)
TS3USB221RSERG4	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5H, L5O, L5 R, L5V)

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3USB221RSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
TS3USB221RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221DRCR	VSON	DRC	10	3000	353.0	353.0	32.0
TS3USB221RSER	UQFN	RSE	10	3000	210.0	185.0	35.0
TS3USB221RSER	UQFN	RSE	10	3000	189.0	185.0	36.0

EXAMPLE BOARD LAYOUT


RSE0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4220307/A 03/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSE0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE: 30X

4220307/A 03/2020

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW


DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4226193/A

EXAMPLE BOARD LAYOUT



DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月