针对数字可视接口 (DVI) / 高清多媒体接口 (HDMI) 和显示端口 (DP) 应用的具有集成 4 通道边频带信号开关的 12 通道 1:2 复用/去复用 (MUX/DEMUX) 开关

查询样品: TS3DV621

特性

- 开关类型：**2:1** 或者 **1:2**
- 数据速率兼容性
  - **HDMI v1.4**
  - **DVI 1.0**
  - **DisplayPort 1.1a**
- 带宽 **(-3dB) - 2.2GHz**
- R_{ON} **– 8Ω**
- C_{ON} **- 5.6pF**
- V_{CC}范围 **- 3.0V-3.6V**
- **I/O** 电压范围 **- 0-5V**
- 位到位失真 **-** 典型值为 **6ps**
- 传播延迟 **-** 典型值为 **40ps**
- 特殊特性
  - 专用使能逻辑电路支持高阻抗 **(Hi-Z)** 模式
  - $I_{关闭}$防止断电状态 **(V_{CC} = 0V)** 下的电流泄漏
- 静电放电 **(ESD)** 性能
  - **2kV** 人体模型（**A114B**，**II** 类）
  - **1kV** 充电器件模型 **(C101)**
- **42** 引脚四方扁平无引脚 **(QFN)** 封装（**9 x 3.5 mm**，引脚中心距 **0.5mm**）

应用范围

- **DVI/HDMI/DisplayPort** 信号开关
- 通用 **TMDS/LVDS** 信号开关

说明

TS3DV621 是一款具有 4 个集成边频带控制通道（DDC，AUX，CEC，或者 HPD）信号转换开关的 1:2 或者 2:1 双向复用器/去复用器。 运行在 3 至 3.6V 的电源下，TS3DV621 提供低且平的接通状态电阻以及低 I/O 电容，从而使TS3DV621 获得一个值为 2.2GHz 的典型带宽。 此器件为 HDMI，DVI，和 DisplayPort 应用提供所需的高带宽。 TS3DV621 将高速物理链路接口从一个单一的 HDMI 端口拓展至 2 个 HDMI 端口（A 或 B 端口）或者反之亦然。 它还可被用于显示端口 (DP) 发送/接收应用。 集成的边频带控制通道允许 5V 信号通过，使得TS3DV621 适合于 HDMI 应用。

TS3DV621 最常见的应用是接收应用。 在这个情况下，可有 2 个源（DVD，机顶盒，或者游戏控制台）被按一定路径连接至一个接收器。 未选择的端口处于高阻抗模式，这样接收器只从一个源接收信息。 高带宽数码内容保护 (HDCP) 加密通过开关到达接收器进行解码。

订购信息

封装和订购信息，请参见本文档末尾的封装选项附录。



图 **1.** 复用双视频输入源 **(HDMI/DisplayPort)**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN FUNCTIONS



PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
VCC	1,17, 30	Power	Supply Voltage
GND	PowerPad	Ground	Ground
EN	8	I	Enable Input
SEL1	9	I	Select Input 1
SEL2	10	I	Select Input 2
D0+A	41	I/O	Port A, Lane 0, +ve signal
D0-A	39	I/O	Port A, Lane 0, -ve signal
D1+A	38	I/O	Port A, Lane 1, +ve signal
D1-A	36	I/O	Port A, Lane 1, -ve signal
D2+A	34	I/O	Port A, Lane 2, +ve signal
D2-A	32	I/O	Port A, Lane 2, -ve signal
D3+A	29	I/O	Port A, Lane 3, +ve signal
D3-A	27	I/O	Port A, Lane 3, -ve signal
D0+B	42	I/O	Port B, Lane 0, +ve signal
D0-B	40	I/O	Port B, Lane 0, -ve signal
D1+B	37	I/O	Port B, Lane 1, +ve signal
D1-B	35	I/O	Port B, Lane 1, -ve signal
D2+B	33	I/O	Port B, Lane 2, +ve signal
D2-B	31	I/O	Port B, Lane 2, -ve signal
D3+B	28	I/O	Port B, Lane 3, +ve signal
D3-B	26	I/O	Port B, Lane 3, -ve signal
D0+	2	I/O	Common Port, Lane 0, +ve signal
D0–	3	I/O	Common Port, Lane 0, -ve signal
D1+	4	I/O	Common Port, Lane 1, +ve signal
D1–	5	I/O	Common Port, Lane 1, -ve signal
D2+	6	I/O	Common Port, Lane 2, +ve signal
D2–	7	I/O	Common Port, Lane 2, -ve signal
D3+	11	I/O	Common Port, Lane 3, +ve signal
D3-	12	I/O	Common Port, Lane 3, -ve signal
AUX+A	25	I/O	+ve AUX Channel for Port A
AUX-A	23	I/O	-ve AUX Channel for Port A
HPDA	21	I/O	Port A HPD
CECA	19	I/O	Port A CEC
AUX+B	24	I/O	+ve AUX Channel for Port B
AUX-B	22	I/O	-ve AUX Channel for Port B
HPDB	20	I/O	Port B HPD
CECB	18	I/O	Port B CEC
AUX+	13	I/O	+ve AUX Channel for Common Port
AUX–	14	I/O	-ve AUX Channel for Common Port
HPD	15	I/O	HPD for Common Port
CEC	16	I/O	CEC for Common Port

LOGIC DIAGRAM



Table 1. FUNCTION TABLE

EN	SEL1	SEL2	FUNCTION
L	X	X	All I/O = High Impedance
H	L(1)	L(1)	Output port A = Input Output Port B = High Impedance
H	H(1)	H(1)	Output Port A = High Impedance Output Port B = Input

(1) Tie SEL1 and SEL2 together for easy output control

APPLICATION EXAMPLES



Figure 2. Dual HDMI Source Application



Figure 3. Dual-Mode DisplayPort Application

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
$V_{I/O}$	Analog voltage range(2)(3)(4)	All I/O	–0.5	7	V
V_{IN}	Digital input voltage range(2)(3)	SEL1, SEL2	–0.5	7	V
$I_{I/OK}$	Analog port diode current	$V_{I/O} < 0$		–50	mA
I_{IK}	Digital input clamp current	$V_{IN} < 0$		–50	mA
$I_{I/O}$	On-state switch current(5)	All I/O	–128	128	mA
I_{DD} I_{GND}	Continuous current through V_{DD} or GND		–100	100	mA
θ_{JA}	Package thermal impedance(6)	RUA package		31.8	°C/W
T_{stg}	Storage temperature range		–65	150	°C

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
(6) The package thermal impedance is calculated in accordance with JESD 51-7

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		3	3.6	V
V_{IH}	High-level control input voltage	SEL1, SEL2	2	5.5	V
V_{IL}	Low-level control input voltage	SEL1, SEL2	0	0.8	V
V_{IN}	Input voltage	SEL1, SEL2	0	5.5	V
$V_{I/O}$	Input/Output voltage		0	5.5	V
T_A	Operating free-air temperature		–40	85	°C

(1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

PARAMETER			TEST CONDITIONS(1)	MIN	TYP(2)	MAX	UNIT
V_{IK}	Digital input clamp voltage	SEL1,SEL2	V_{CC} = 3.6 V, I_{IN} = -18 mA	– 1. 2	– 0. 8		V
R_{ON}	On-state resistance	All I/O	V_{CC} = 3 V, 1.5 V ≤ $V_{I/O}$ ≤ V_{CC}, $I_{I/O}$ = –40 mA		8	12	Ω
$R_{ON(flat)}$(3)	On-state resistance flatness	All I/O	V_{CC} = 3 V, VI/O = 1.5 V and V_{CC}, $I_{I/O}$ = –40mA		1.5		Ω
ΔR_{ON}(4)	On-state resistance match between channels	All I/O	V_{CC} = 3 V, 1.5 V ≤ $V_{I/O}$ ≤ V_{CC}, $I_{I/O}$ = –40mA		0.4	1	Ω
I_{IH}	Digital input high leakage current	SEL1,SEL2	V_{CC} = 3.6 V , V_{IN} = V_{DD}			±1	µA
I_{IL}	Digital input low leakage current	SEL1,SEL2	V_{CC} = 3.6 V, V_{IN} = GND			±1	µA
I_{OFF}	Leakage under power off conditions	All outputs	V_{CC} = 0 V, $V_{I/O}$ = 0 to 3.6 V, V_{IN} = 0 to 5.5V			±1	µA
C_{IN}	Digital input capacitance	SEL1,SEL2	f = 1 MHz, V_{IN} = 0 V		2.6	3.2	pF
C_{OFF}	Switch OFF capacitance	All I/O	f = 1 MHz, $V_{I/O}$ = 0 V, Output is open, Switch is OFF		2		pF
C_{ON}	Switch ON capacitance	All I/O	f = 1 MHz, $V_{I/O}$ = 0 V, Output is open, Switch is ON		5.6		pF
I_{CC}	VCC supply current		V_{CC} = 3.6 V, $I_{I/O}$ = 0, V_{IN} = V_{DD} or GND		300	400	µA

(1) V_I, V_O, I_I, and I_O refer to I/O pins, V_{IN} refers to the control inputs
(2) All typical values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C
(3) $R_{ON(FLAT)}$ is the difference of R_{ON} in a given channel at specified voltages.
(4) ΔR_{ON} is the difference of R_{ON} from center port to any other ports.

SWITCHING CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω, C_L = 4 pF (unless otherwise noted) (see and)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP(1)	MAX	UNIT
t_{pd}(2)	All I/O input side	All I/O output side		40		ps
t_{PZH}, t_{PZL}	SEL1, SEL2	All I/O	2		7	ns
t_{PHZ}, t_{PLZ}	SEL1, SEL2	All I/O	2		5	ns
$t_{sk(o)}$(3)	All I/O input side	All I/O output side		6	30	ps
$t_{sk(p)}$(4)				6	30	ps

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
(2) The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
(3) Output skew between center port and any other channel.
(4) Skew between opposite transitions of the same output $|t_{PHL} – t_{PLH}|$

DYNAMIC CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TYP(1)	UNIT
XTALK	R_L = 50 Ω, f = 250 MHz (Figure 11)	–43	dB
OIRR	R_L = 50 Ω, f = 250 MHz (Figure 12)	–42	dB
BW	R_L = 50 Ω, Switch ON (Figure 10)	2.2	GHz

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

OPERATING CHARACTERISTICS



Figure 4. Gain vs Frequency



Figure 5. Off Isolation vs Frequency



Figure 6. Crosstalk vs Frequency



Figure 7. R_{ON} vs V_{IN}

PARAMETER MEASUREMENT INFORMATION

Enable and Disable Times



TEST	V_{DD}	S1	R_L	V_{in}	C_L	V_Δ
t_{PLZ}/t_{PZL}	3.3 V ± 0.3 V	2 × V_{DD}	200 Ω	GND	4 pF	0.3 V
t_{PHZ}/t_{PZH}	3.3 V ± 0.3 V	GND	200 Ω	V_{DD}	4 pF	0.3 V



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics:PRR ≤10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 8. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)

Skew



TEST	V_{CC}	S1	R_L	V_{in}	C_L
$t_{sk(o)}$	3.3 V ± 0.3 V	Open	200 Ω	V_{CC} or GND	4 pF
$t_{sk(p)}$	3.3 V ± 0.3V	Open	200 Ω	V_{CC} or GND	4 pF



VOLTAGE WAVEFORMS
OUTPUT SKEW ($t_{sk(o)}$)



VOLTAGE WAVEFORMS
PULSE SKEW [$t_{sk(p)}$]

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.

Figure 9. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



Figure 10. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when V_{SEL} = 0 and A_0 is the input, the output is measured at B0. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4
RBW = 3 kHz
V_{BIAS} = 0.35 V
ST = 2 s
P1 = 0 dBM

PARAMETER MEASUREMENT INFORMATION (continued)



A. C_L includes probe and jig capacitance.
B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 11. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when V_{SEL} = 0 and A_1 is the input, the output is measured at A_3. All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

HP8753ES Setup

Average = 4
RBW = 3 kHz
V_{BIAS} = 0.35 V
ST = 2 s
P1 = 0 dBM

PARAMETER MEASUREMENT INFORMATION (continued)



A. C_L includes probe and jig capacitance.
B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when V_{SEL} = GND and A_1 is the input, the output is measured at $1B_2$. All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4
RBW = 3 kHz
V_{BIAS} = 0.35 V
ST = 2 s
P1 = 0 dBM

REVISION HISTORY

Changes from Original (January 2012) to Revision A **Page**

- Changed 将特性中 C_{ON}的值从 5.6pF 改为 4pF。 1
- Deleted LEVEL-SHIFTING REQUIREMENT FOR DUAL-MODE DP/HDMI APPLICATION section from document. 4
- Added C_{ON} TYP value to the ELECTRICAL CHARACTERISTICS table. 6

Changes from Revision A (February 2012) to Revision B **Page**

- Changed C_{ON}的值从 4pF 改为 5.6pF。 1
- Changed C_{ON} TYP value to the ELECTRICAL CHARACTERISTICS table. 6

Changes from Revision B (May 2012) to Revision C **Page**

- 更新的应用。 1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DV621RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD621	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV621RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV621RUAR	WQFN	RUA	42	3000	358.0	335.0	35.0

GENERIC PACKAGE VIEW

RUA 42

WQFN - 0.8 mm max height

9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226504/A

PACKAGE OUTLINE

RUA0042A



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4219139/A 03/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 12X

EXPOSED PAD 43
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122