







TPSI3050-Q1

ZHCSP85D - NOVEMBER 2021 - REVISED AUGUST 2023

## TPSI3050-Q1 具有集成 10-V 栅极电源的汽车类增强型隔离式开关驱动器

## 1 特性

- 无需隔离式次级电源
- 驱动外部功率晶体管或 SCR
- 5-kV<sub>RMS</sub> reinforced isolation
- 具有 1.5/3A 峰值拉电流和灌电流的 10-V 栅极驱动
- 适用于外部辅助电路的最高 50mW 电源
- 支持交流或直流开关
- 支持双线或三线模式
- 七电平功率传输,电阻可选
- 功能安全型
  - 可提供用于功能安全系统设计的文档
- 符合面向汽车应用的 AEC Q-100 标准:
  - 温度等级 1: –40 至 +125°C, T<sub>△</sub>
- 安全相关认证
  - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标 准的 7071V<sub>PK</sub> 增强型隔离
  - 符合 UL 1577 标准且长达 1 分钟的 5kV<sub>RMS</sub> 隔

## 2 应用

- 固态继电器 (SSR)
- 电池管理系统
- 车载充电器
- 混合动力、电动和动力总成系统
- 楼宇自动化
- 工厂自动化和控制

## 3 说明

TPSI3050-Q1 是一款完全集成的隔离式开关驱动器 与外部电源开关结合使用时,可构成完整的隔离式固态 继电器 (SSR)。当标称栅极驱动电压为 10 V、峰值拉 电流和灌电流为 1.5/3.0A 时,可以选择多种外部电源 开关来满足各种应用需求。TPSI3050-Q1 可通过初级 侧电源自行产生次级偏置电源,因此无需隔离式次级电 源偏置。而且,TPSI3050-Q1 可以有选择性地向外部 配套电路供电,以满足不同的应用需求。

TPSI3050-Q1 根据所需的输入引脚数量,支持两种工 作模式。在双线模式(通常用于驱动机械继电器)中, 控制开关仅需两个引脚,并支持 6.5V 至 48V 的 宽工作电压范围。在三线模式中,由外部提供 3V 至 5.5V 的初级侧电源,并通过独立的使能引脚控制 开关。TPSI3050S-Q1 具有可实现开关控制的一次性 启用功能,且仅在三线模式下可用。此功能对于驱动 SCR 非常有用,通常只需要一个电流脉冲即可触发。


次级侧可为驱动多种电源开关提供 10 V 的浮动稳压 电源轨,无需次级偏置电源。具体用途包括为直流应用 驱动单个电源开关,或为交流应用驱动两个背靠背电源 开关,以及各种类型的 SCR。TPSI3050-Q1 集成式隔 离保护功能非常稳健,与传统机械继电器和光耦合器相 比,其可靠性更高、功耗更低,且温度范围更宽。

使用从 PXFR 引脚到 VSSP 的外部电阻器在七个功 率等级设置中选择一个,以调节 TPSI3050-Q1 的功率 传输。此操作可根据应用需求权衡功率损耗与次级侧功 耗。

## 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 ( 标称值 )
TPSI3050-Q1	SOIC 8 引脚 (DWZ)	7.50mm x 5.95mm
TPSI3050S-Q1	3010 8 51114 (DVVZ)	7.5011111 ^ 5.6511111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



TPSI3050-Q1 简化版原理图



## **Table of Contents**

1 特性	. 1 8 Detailed Description	18
2 应用		
3 说明	. 1 8.2 Functional Block Diagram	18
4 Revision History		
5 Pin Configuration and Functions		
6 Specifications		26
6.1 Absolute Maximum Ratings		
6.2 ESD Ratings		
6.3 Recommended Operating Conditions		
6.4 Thermal Information	6 9.4 Layout	34
6.5 Power Ratings	6 10 Device and Documentation Support	37
6.6 Insulation Specifications		37
6.7 Safety-Related Certifications	. 7   10.2 接收文档更新通知	37
6.8 Safety Limiting Values	7   10.3 支持资源	37
6.9 Electrical Characteristics	8 10.4 Trademarks	37
6.10 Switching Characteristics	11 10.5 静电放电警告	37
6.11 Insulation Characteristic Curves	13 10.6 术语表	37
6.12 Typical Characteristics	14 11 Mechanical, Packaging, and Orderable	
7 Parameter Measurement Information	16 Information	37

	Revision History :以前版本的页码可能与当前版本的页码不同		
Cł	hanges from Revision C (April 2023) to Revision D (August 2023)	Pag	е
•	Updated Safety-Related Certifications section with associated file and certificate numbers		5
Cł	hanges from Revision B (December 2022) to Revision C (April 2023)	Pag	e
•	删除了 TPSI3050S-Q1 的产品预发布		1
•	更改了首页格式以与当前 TI 数据表标准保持一致		1
•	Added  ΔV <sub>EN</sub> /Δt  to Recommended Operating Conditions		5
•	Added Power Supply and EN Sequencing section		
•	Added Insulation Lifetime section	3	3
Cł	hanges from Revision A (April 2022) to Revision B (December 2022)	Pag	e
•	将状态从"预告信息"更改为"量产数据"		1
Cł	hanges from Revision * (November 2021) to Revision A (April 2022)	Pag	
•	更新了"安全认证"和整个文档的参考资料		1
•	更新了附带链接的 <i>应用</i> 部分		
•	更新了说明部分,表明一次性启用模式		
	TPSI3050S-Q1 三线模式下可用		
•	Changed name of DUTY pin to PXFR pin throughout the document		
•	Updated 图 6-10,图 6-11,图 6-8,图 6-9		
•	Removed two-wire mode timing, one-shot enable figure because one-shot enable is not sup		
	two-wire mode		
•	Changed C <sub>IN</sub> to C <sub>VDDP</sub>		
•	Removed one-shot enable feature in two-wire mode for TPSI3050S-Q1		
•	Updated 表 8-3 to reflect one-shot enable mode is only available in three-wire r		
_	TPSI3050S-Q1		
•	Changed from equal to approximate 0.5-V drop of the VDDH supply		
	Changed C <sub>IN</sub> to C <sub>VDDP</sub>		
-	Onanged OIN to OVDDP	∠	J



# www.ti.com.cn

•	Updated I <sub>O+</sub> and I <sub>O-</sub> calculations and values	29
	Updated calculator tool results summary and descriptions	
	Updated 图 9-14, 图 9-15, 图 9-16	



## **5 Pin Configuration and Functions**




图 5-1. TPSI3050-Q1, TPSI3050S-Q1 8-Pin SOIC Top View

表 5-1. Pin Functions

PIN NO. NAME				DESCRIPTION
		1/0	ITPE	DESCRIPTION
1	EN	I	_	Active high driver enable
2	PXFR	I	_	Power transfer can be adjusted by selecting one of seven power level settings using an external resistor from the PXFR pin to VSSP. In three-wire mode, a given resistor setting sets the duty cycle of the power converter (see 表 8-1) and hence the amount of power transferred. In two-wire mode, a given resistor setting adjusts the current limit of the EN pin (see 表 8-2) and hence the amount of power transferred.
3	VDDP	_	Р	Power supply for primary side
4	VSSP	_	GND	Ground supply for primary side
5	VSSS	_	GND	Ground supply for secondary side
6	VDDM	_	Р	Generated mid supply
7	VDDH	_	Р	Generated high supply
8	VDRV	0	_	Active high driver output

<sup>(1)</sup> P = power, GND = ground, NC = no connect



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

PARAMETER <sup>(1)</sup>		MIN	MAX	UNIT
	VDDP	-0.3	6	V
Primary Side Supply <sup>(2)</sup>	EN	-0.3	60	V
	PXFR	-0.3	60	V
	VDRV	-0.3	12	V
Secondary Side Supply <sup>(3)</sup>	VDDH	-0.3	12	V
Secondary Side Supply	VDDM	-0.3	6	V
	VDDH – VDDM	-0.3	6	V
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100 HBM ESD classification level 2	0-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC	Corner pins (1, 4, 5, and 8)	±750	V
		Q100-011 CDM ESD classification level C4B	Other pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VDDP	Primary side supply voltage three-wire mode <sup>(1)</sup>	3.0	5.5	V
EN	Enable in two-wire mode <sup>(1)</sup>	0	48.0	V
□IN	Enable in three-wire mode <sup>(1)</sup>	0	5.5	V
PXFR	Power transfer control <sup>(1)</sup>	0	5.5	V
C	Decoupling capacitance on VDDP and VSSP, two-wire mode <sup>(3)</sup>	220	330	nF
$C_{VDDP}$	Decoupling capacitance on VDDP and VSSP, three-wire mode <sup>(3)</sup>	0.22	20	μF
C <sub>DIV1</sub> (2)	Decoupling capacitance across VDDH and VDDM <sup>(3)</sup>	0.003	40	μF
C <sub>DIV2</sub> (2)	Decoupling capacitance across VDDM and VSSS <sup>(3)</sup>	0.003	40	μF
T <sub>A</sub>	Ambient operating temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C
$ \Delta V_{EN}/\Delta t $	EN rise and fall rates, two-wire mode.	65		V/ms

<sup>(1)</sup> All voltage values are with respect to VSSP.

<sup>(2)</sup> All voltage values are with respect to VSSP.

<sup>(3)</sup> All voltage values are with respect to VSSS.

<sup>(2)</sup>  $C_{DIV2} \ge C_{DIV1}$ .  $C_{DIV1}$  and  $C_{DIV2}$  should be of same type and tolerance.

<sup>(3)</sup> All capacitance values are absolute. Derating should be applied where necessary.



## **6.4 Thermal Information**

		DEVICE	
	THERMAL METRIC(1)	DWZ(SOIC)	UNIT
		8 PINS	
R <sub>OJA</sub>	Junction-to-ambient thermal resistance	89.3	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	40.3	°C/W
R <sub>OJB</sub>	Junction-to-board thermal resistance	45.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Power Ratings**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation, VDDP.	$\begin{split} &V_{VDDP}=5~V,\\ &R_{PXFR}=20~k\Omega,~three-wire~mode,\\ &C_{VDRV}=100~pF,\\ &C_{DIV1}=C_{DIV2}=100~nF,\\ &f_{EN}=1\text{-kHz}~square~wave,}~V_{EN}=5~V~peak\\ &to~peak. \end{split}$			250	mW
l D	Maximum power dissipation, EN.	$\begin{split} R_{PXFR} &= 20 \text{ k}\Omega, \text{ two-wire mode,} \\ C_{VDRV} &= 100 \text{ pF,} \\ C_{DIV1} &= C_{DIV2} = 100 \text{ nF,} \\ f_{EN} &= 1\text{-kHz square wave,} \text{ $V_{EN}$} = 48 \text{ V} \\ \text{peak to peak.} \end{split}$			350	mW

## 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
GENERA	AL .			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	≥ 8.5	mm
CPG	External Creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	≥ 8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	≥ 120	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material Group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN EN I	EC 60747-17 (VDE 0884-17)			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	$V_{PK}$
.,	Manifestoria de la Manifestoria de la constanta de la constant	AC voltage (sine wave)	1000	$V_{RMS}$
V <sub>IOWM</sub>	Maximum isolation working voltage	DC voltage	1414	$V_{DC}$
		V <sub>TEST</sub> = V <sub>IOTM</sub> ; t = 60 s (qualification test)	7070	$V_{PK}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = 1.2 \times V_{IOTM}$ ; t = 1 s (100% production test)	8484	$V_{PK}$
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air; 1.2/50-µs waveform per IEC 62638-1	9230	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Tested in oil (qualification test); 1.2/50-µs waveform per IEC 62638-1	12000	$V_{PK}$

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## 6.6 Insulation Specifications (continued)

	PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
		Method a: After input-output safety test subgroup 2/3, $V_{\text{ini}} = V_{\text{IOTM}},  t_{\text{ini}} = 60 \text{ s}; \\ V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}},  t_{\text{m}} = 10 \text{ s}.$		
$q_{pd}$	Apparent charge <sup>(4)</sup>	$\begin{aligned} & \text{Method a: After environmental tests subgroup 1,} \\ & V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s;} \\ & V_{pd(m)} = 1.6 \times V_{IORM},  t_m = 10 \text{ s.} \end{aligned}$	≤ 5	pC
		Method b1: At routine test (100% production test) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1$ s.	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin(2\pi ft)$ , f = 1 MHz	3	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	1	-	'	
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST}$ = $V_{ISO}$ = 5000 $V_{RMS}$ , t = 60 s (qualification test), $V_{TEST}$ = 1.2 × $V_{ISO}$ = 6000 $V_{RMS}$ , t = 1 s (100% production test)	5000	$V_{RMS}$

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.
- (2) Testing is carried out in air to determine the intrinsic surge immunity of the package.
- (3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

## 6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Recognized under UL 1577 Component Recognition Program
Reinforced insulation; Maximum transient isolation voltage, 7071 $V_{PK};$ Maximum repetitive peak isolation voltage, 1414 $V_{PK};$ Maximum surge isolation voltage, 12000 $V_{PK}$	Single protection, 5000 V <sub>RMS</sub>
Certificate number: 40040142	File number: UL-US-2300613-0

## 6.8 Safety Limiting Values

PARAMETER <sup>(1)</sup> (2)		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{\theta JA}$ = 89.3°C/W, $V_{VDDP}$ = 5.5 V, $T_{J}$ = 150°C, $T_{A}$ = 25°C, three-wire mode.			254	
Is	I <sub>S</sub> Safety input, output, or supply current	$R_{\theta JA} = 89.3^{\circ}C/W, V_{EN} = 24 V,$ $T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C,$ two-wire mode.			58	mA
	$R_{\theta JA} = 89.3^{\circ} C/W, V_{EN} = 48 V,$ $T_{J} = 150^{\circ} C, T_{A} = 25^{\circ} C,$ two-wire mode.			29		



### 6.8 Safety Limiting Values (continued)

	PARAMETER <sup>(1)</sup> (2)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ps		R <sub>θ,JA</sub> = 89.3°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C.			1.4	W
T <sub>S</sub>	Maximum safety temperature				150	°C

- (1) Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.
- (2) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

#### **6.9 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON			•			
V <sub>VDDP_UV_R</sub>	VDDP undervoltage threshold rising	VDDP rising	2.50	2.70	2.90	V
$V_{VDDP\_UV\_F}$	VDDP undervoltage threshold falling	VDDP falling	2.35	2.55	2.75	V
V <sub>VDDP_UV_HYS</sub>	VDDP undervoltage threshold hysterisis			75		mV
TSD	Temperature shutdown			173		°C
TSDH	Temperature shutdown hysteresis			32		°C
V <sub>VDDH_UV_R</sub>	VDDH undervoltage threshold rising	VDDH rising.	8.3	8.6	9.0	V
V <sub>VDDH_UV_</sub> F	VDDH undervoltage threshold falling TPSI3050-Q1 only.	VDDH falling.	6.3	6.6	6.9	V
V <sub>VDDH_UV_</sub> f	VDDH undervoltage threshold falling TPSI3050S-Q1 only. One-shot enable mode only available in threewire operation.	VDDH undervoltage threshold falling TPSI3050S-Q1 only. One-shot enable mode only available in three-		7.5	7.8	V
V <sub>VDDH_UV_HY</sub> s	VDDH undervoltage threshold hysterisis TPSI3050-Q1 only.			2		V
V <sub>VDDH_UV_HYS</sub>	VDDH undervoltage threshold hysterisis TPSI3050S-Q1 only.			1.1		V
I <sub>Q_VDDH</sub>	Internal quiescent current of VDDH supply.			36		μΑ
D	Driver on resistance in low state	Force V <sub>VDDH</sub> = 10 V, sink I <sub>VDRV</sub> = 50 mA.		1.7		Ω
R <sub>DSON_VDRV</sub>	Driver on resistance in high state	Force V <sub>VDDH</sub> = 10 V, source I <sub>VDRV</sub> = 50 mA.		2.5		Ω
1	VDRV peak output current during rise	V <sub>VDDH</sub> in steady state, transition EN from low to high, measure peak current.		1.5		Α
IVDRV_PEAK	VDRV peak output current during fall	V <sub>VDDH</sub> in steady state, transition EN from high to low, measure peak current.		3		Α
CMTI	Common-mode transient immunity	V <sub>CM</sub>   = 1000 V	100			V/ns
TWO-WIRE MODE	·					

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## **6.9 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH_EN</sub>	Minimum voltage on EN to be detected as a valid logic high		6.5			V
$V_{IL\_EN}$	Maximum voltage on EN to be detected as a valid logic low				2.0	V
I <sub>EN_START</sub>	Enable current at startup	EN = 0 V → 6.5 V		27		mA
I <sub>EN</sub>	Enable current steady state	EN = 6.5 V, $R_{PXFR}$ = 7.32 kΩ, $R_{PXFR} \ge 100$ kΩ or $R_{PXFR} \le 1$ kΩ, $V_{VDDH}$ in steady state.		1.9		mA
		EN = 6.5 V, $R_{PXFR}$ = 20 k $\Omega$ , $V_{VDDH}$ in steady state.		6.8		mA
V <sub>VDDP_RIPPLE</sub>	VDDP output voltage ripple	EN = 6.5 V, V <sub>VDDH</sub> in steady state.		600		mV
$V_{VDDH}$	VDDH output voltage	EN = 6.5 V, V <sub>VDDH</sub> in steady state.	9.4	10.2	11	V
$V_{VDRV\_H}$	VDRV output voltage driven high	EN = 6.5 V, V <sub>VDDH</sub> in steady state, no DC loading.	9.4	10.2	11	V
$V_{VDRV\_L}$	VDRV output voltage driven low	EN = $6.5 \text{ V} \rightarrow 0 \text{ V}$ , $\text{V}_{\text{VDDH}}$ in steady state, sink 10 mA load.			0.1	V
V <sub>VDDM_IAUX</sub>	Average VDDM voltage when	EN = 6.5 V, steady state. $R_{PXFR}$ = 7.32 kΩ, $R_{PXFR}$ ≥ 100 kΩ or $R_{PXFR}$ ≤ 1 kΩ, $C_{DIV1}$ = $C_{DIV2}$ = 220 nF, source 0.4 mA from VDDM, measure VDDM voltage.	4.6		5.5	V
	sourcing external current	EN = 6.5 V, steady state. $R_{PXFR}$ = 20 kΩ, $C_{DIV1}$ = $C_{DIV2}$ = 220 nF, source 1.7 mA from VDDM, measure VDDM voltage.	4.6		5.5	V
THREE-WIRE MOD	DE					
	Minimum voltage on EN to	V <sub>VDDP</sub> = 3 V	2.1			V
$V_{IH\_EN}$	be detected as a valid logic high. V <sub>IH(min)</sub> = 0.7 x V <sub>VDDP</sub>	V <sub>VDDP</sub> = 5.5 V	3.85			٧
.,	Maximum voltage on EN to be	V <sub>VDDP</sub> = 3 V			0.9	V
$V_{IL_{EN}}$	detected as a valid logic low	V <sub>VDDP</sub> = 5.5 V			1.65	V
	1	T. Control of the con				



## **6.9 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		EN = 3.3 V, $V_{VDDP}$ = 3.3 V, $R_{PXFR}$ = 7.32 kΩ, $R_{PXFR}$ ≥ 100 kΩ or $R_{PXFR}$ ≤ 1 kΩ, $V_{VDDH}$ in steady state, measure $I_{VDDP}$ .		3.1		mA
$I_{VDDP}$	VDDP average current in steady	EN = 3.3 V, $V_{VDDP}$ = 3.3 V, $R_{PXFR}$ = 20 k $\Omega$ $V_{VDDH}$ in steady state, measure $I_{VDDP}$ .		26		
чоор	state	EN = 5 V, $V_{VDDP}$ = 5 V, $R_{PXFR}$ = 7.32 kΩ, $R_{PXFR}$ ≥ 100 kΩ or $R_{PXFR}$ ≤ 1 kΩ, $V_{VDDH}$ in steady state, measure $I_{VDDP}$ .		4.8		mA
		EN = 5 V, $V_{VDDP}$ = 5 V, $R_{PXFR}$ = 20 k $\Omega$ , $V_{VDDH}$ in steady state, measure $I_{VDDP}$ .		37		mA
		$\begin{split} &V_{VDDP}=3.3 \text{ V, EN}=0 \text{ V, steady}\\ &\text{state,}\\ &R_{PXFR}=7.32 \text{ k}\Omega,\\ &C_{DIV1}=C_{DIV2}=220 \text{ nF,}\\ &\text{source } 0.4 \text{ mA from VDDM,}\\ &\text{measure } V_{VDDM}. \end{split}$	4.6		5.5	V
M.	Average VDDM voltage when	$\begin{split} &V_{VDDP}=5.0 \text{ V, EN}=0 \text{ V, steady}\\ &\text{state,}\\ &R_{PXFR}=7.32 \text{ k}\Omega,\\ &C_{DIV1}=C_{DIV2}=220 \text{ nF,}\\ &\text{source 1.0 mA from VDDM,}\\ &\text{measure }V_{VDDM}. \end{split}$	4.6		5.5	V
V <sub>VDDM_IAUX</sub>	sourcing external current	$V_{VDDP}$ = 3.3 V, EN = 0 V, steady state, R <sub>PXFR</sub> =20 kΩ, C <sub>DIV1</sub> = C <sub>DIV2</sub> = 220 nF, source 5.5 mA from VDDM, measure V <sub>VDDM</sub> .	4.6		5.5	V
		$\begin{split} &V_{VDDP}=5.0 \text{ V, EN}=0 \text{ V, steady}\\ &\text{state,}\\ &R_{PXFR}=20 \text{ k}\Omega,\\ &C_{DIV1}=C_{DIV2}=220 \text{ nF,}\\ &\text{source 10 mA from VDDM,}\\ &\text{measure }V_{VDDM}. \end{split}$	4.6		5.5	V
$V_{VDDH}$	VDDH output voltage	V <sub>VDDP</sub> = 3.0 V, EN = 3.0 V, V <sub>VDDH</sub> in steady state.	9.4	10.2	11	٧
V <sub>VDRV_</sub> H	VDRV output voltage driven high	V <sub>VDDP</sub> = 3.0 V, EN = 3.0 V, V <sub>VDDH</sub> in steady state, no DC loading.	9.4	10.2	11	V



## **6.9 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VDRV_L</sub>	VDRV output voltage driven low	V <sub>VDDP</sub> = 3.0 V, EN = 0 V, V <sub>VDDH</sub> in steady state, VDRV sinking 10 mA.			0.1	V

## **6.10 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TWO-WIRE MODE	<u> </u>					
t <sub>LO_EN</sub>	Low time of EN		5			μs
t <sub>LH_VDDH</sub>	Propagation delay time from EN rising to VDDH at 50% level	$EN = 0 V \rightarrow 6.5 V,$ $V_{VDDH} = 5.0 V.$		90		μs
t <sub>LH_VDRV</sub>	Propagation delay time from EN rising to VDRV at 90% level	$EN = 0 V \rightarrow 6.5 V,$ $V_{VDRV} = 9.0 V.$		260		μs
t <sub>HL_VDRV</sub>	Propagation delay time from EN falling to VDRV at 10% level	$EN = 6.5 \text{ V} \rightarrow 0 \text{ V},$ $V_{VDRV} = 1.0 \text{ V}.$		2.4	3	μs
t <sub>R_VDRV</sub>	VDRV rise time from EN rising to VDRV from 15% to 85% level	$EN = 0 V \rightarrow 6.5 V$ , $V_{VDRV} = 1.5 V \text{ to } 8.5 V$ .		6		ns
t <sub>F_VDRV</sub>	VDRV fall time from EN falling to VDRV from 85% to 15% level	EN = $6.5 \text{ V} \rightarrow 0 \text{ V}$ , V <sub>VDRV</sub> = $8.5 \text{ V}$ to $1.5 \text{ V}$ .		5		ns
THREE-WIRE MO	DE				'	
t <sub>LO_EN</sub>	Low time of EN	V <sub>VDDP</sub> = 3.3 V, steady state.	5			μs
t <sub>HI_EN</sub>	High time of EN	V <sub>VDDP</sub> = 3.3V, steady state.	5			μs
t <sub>HI_VDRV</sub>	High time of VDRV using one-shot enable. TPSI3050S-Q1 only. One-shot enable only available in three-wire mode.	V <sub>VDDP</sub> = 3.3 V, steady state.		2.5		μs
t <sub>LH_VDDH</sub>	Propagation delay time from VDDP rising to VDDH at 50% level	EN = 0 V, $V_{VDDP} = 0 \text{ V} \rightarrow 3.3 \text{ V at 1 V/}\mu\text{s}, \\ V_{VDDH} = 5.0 \text{ V}.$		74		μs
t <sub>LH_VDRV</sub>	Propagation delay time from EN rising to VDRV at 90% level	$\begin{aligned} & V_{VDDP} = 3.3 \text{ V,} \\ & V_{VDDH} \text{ steady state,} \\ & EN = 0 \text{ V} \rightarrow 3.3 \text{ V,} \\ & V_{VDRV} = 9.0 \text{ V.} \end{aligned}$		3	4.5	μs
t <sub>HL_VDRV</sub>	Propagation delay time from EN falling to VDRV at 10% level	$V_{VDDP}$ = 3.3 V, $V_{VDDH}$ steady state, EN = 3.3 V $\rightarrow$ 0 V, $V_{VDRV}$ = 1.0 V.		2.5	3	μs
t <sub>HL_VDRV_</sub> PD	Propagation delay time from VDDP falling to VDRV at 10% level. Timeout mechanism due to loss of power on primary supply.	EN = 3.3 V, $V_{VDDH}$ steady state, $V_{VDDP}$ = 3.3 V $\rightarrow$ 0 V at -1 V/ $\mu$ s, $V_{VDRV}$ = 1.0 V.		100		μs
t <sub>R_VDRV</sub>	VDRV rise time from EN rising to VDRV from 15% to 85% level	$\begin{split} &V_{VDDP} = 3.3 \text{ V,} \\ &V_{VDDH} \text{ steady state,} \\ &EN = 0 \text{ V} \rightarrow 3.3 \text{ V,} \\ &V_{VDRV} = 1.5 \text{ V to } 8.5 \text{ V.} \end{split}$		6		ns




## **6.10 Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A$  = 25°C.  $C_{VDDP}$  = 220 nF,  $C_{DIV1}$  =  $C_{DIV2}$  = 3.3 nF,  $C_{VDRV}$  = 100 pF,  $R_{PXFR}$  = 7.32 k $\Omega$  ± 1%

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>F_VDRV</sub>	VDRV from 85% to 15% level	$\begin{aligned} & V_{VDDP} = 3.3 \text{ V,} \\ & V_{VDDH} \text{ steady state,} \\ & EN = 3.3 \text{ V} \rightarrow 0 \text{ V,} \\ & V_{VDRV} = 8.5 \text{ V to } 1.5 \text{ V.} \end{aligned}$		5		ns




#### **6.11 Insulation Characteristic Curves**






## 6.12 Typical Characteristics





## 6.12 Typical Characteristics (continued)





#### 7 Parameter Measurement Information




图 7-1. Two-Wire Mode Timing, Standard Enable (TPSI3050-Q1 Only)




图 7-2. Three-Wire Mode Timing, Standard Enable (TPSI3050-Q1 Only)




图 7-3. Three-Wire Mode Timing, One-Shot Enable (TPSI3050S-Q1 Only)




图 7-4. Common-Mode Transient Immunity Test Circuit


## 8 Detailed Description

#### 8.1 Overview

The TPSI3050-Q1 is a fully integrated, reinforced isolated power switch driver, which when combined with an external power switch, forms a complete isolated Solid State Relay (SSR). With a nominal gate drive voltage of 10 V and 1.5/3.0-A peak source and sink current, a large variety of external power switches can be chosen to meet a wide range of applications. The TPSI3050-Q1 generates its own secondary supply from the power received from its primary side, so no isolated secondary bias supply is required.

The *Functional Block Diagram* shows the primary side that includes a transmitter that drives an alternating current into the primary winding of an integrated transformer at a rate determined by the setting of the PXFR pin and the logic state of the EN pin. The transmitter operates at high frequency to optimally drive the transformer to its peak efficiency. In addition, the transmitter uses spread spectrum techniques to greatly improve EMI performance, allowing many applications to achieve CISPR 25 - Class 5. During transmission, data information transfers to the secondary side alongside with the power. On the secondary side, the voltage induced on the secondary winding of the transformer is rectified, and the shunt regulator regulates the output voltage level of VDDH. Lastly, the demodulator decodes the received data information and drives VDRV high or low based on the logic state of the EN pin.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Transmission of the Enable State

The TPSI3050-Q1 and TPSI3050S-Q1 use a modulation scheme to transmit the switch enable state information across the isolation barrier. The transmitter modulates the EN signal with an internally generated, high frequency carrier (89-MHz typical), and differentially drives the primary winding of the isolation transformer. The receiver on the secondary side demodulates the received signal and asserts VDRV high or low based on the data received.

#### 8.3.2 Power Transmission

The TPSI3050-Q1 and TPSI3050S-Q1 do not use an isolated supply for their power. The secondary side power is obtained by the transferring of the primary side input power across the isolation transformer. The modulation scheme uses spread spectrum of the high frequency carrier (89-MHz typical) to improve EMI performance assisting applications in meeting the CISPR 25 Class 5 standards.

#### 8.3.3 Gate Driver

The TPSI3050-Q1 and TPSI3050S-Q1 have an integrated gate driver that provides a nominal 10-V gate voltage with 1.5/3.0-A peak source and sink current sufficient for driving many power transistors or Silicon-Controlled Rectifiers (SCR). When driving external power transistors, TI recommends bypass capacitors ( $C_{DIV} = C_{DIV1} = C_{DIV2}$ ) from VDDH to VDDM and VDDM to VSSS of 20 times the equivalent gate capacitance.

The gate driver also includes an active clamp keep off circuit. This feature helps to keep the driver output, VDRV, low should power be lost on the secondary supply rails e.g. power loss on the VDDP supply prevents power transfer. Should power be lost, the active clamp keep off circuit will attempt to clamp the voltage of VDRV to under 2 V relative to VSSS.

#### 8.3.4 Modes Overview

The TPSI3050-Q1 and TPSI3050S-Q1 have two modes of operation: two-wire mode and three-wire mode.

In two-wire mode, the power on the primary side is provided directly by the EN pin. Setting EN high causes power transfer to the secondary side. As power transfers, the secondary rails, VDDM and VDDH, begin to rise. After sufficient power is available on the secondary side, VDRV is asserted high. Setting EN low causes VDRV to assert low and halts power transfer to the secondary side.

In three-wire mode, the power on the primary side is provided by a dedicated, low output impedance supply connected to VDDP. In this case, power transfer is independent from the enable state. If VDDP power is present, power is transferred from the primary side to the secondary side regardless of the EN state. In steady state conditions, when sufficient power is available on the secondary side, setting EN high causes VDRV to assert high. Setting EN low causes VDRV to assert low.

In standard enable, available only on the TPSI3050-Q1, VDRV follows the state of the EN pin and is used in most load switch applications. In one-shot enable mode, available only on the TPSI3050S-Q1 in three-wire mode, when a rising transition occurs on EN, VDRV is asserted high momentarily and then automatically asserted low, forming a one-shot pulse on VDRV. This event is useful for driving SCR devices that require only one burst of power to trigger. To re-trigger VDRV, EN must first transition low, followed by another rising transition.

#### 8.3.5 Three-Wire Mode

Three-wire mode is used for applications that require higher levels of power transfer or the shortest propagation delay TPSI3050-Q1 can offer. VDDP is supplied independently from the EN pin by a low output impedance external supply that can deliver the required power. In this mode, power from the primary side to the secondary side always occurs regardless of the state of the EN pin. Setting the EN pin logic high or low asserts or de-asserts VDRV, thereby enabling or disabling the external switch, respectively. 88-1 shows the basic setup required for three-wire mode operation which requires EN, VDDP, and VSSP signals. EN can be driven up to 5.5 V which is normally driven from the circuitry residing on the same rail as VDDP. In this example, the TPSI3050-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration.  $C_{VDDP}$  provides the required decoupling capacitance for the VDDP supply rail of the device.  $C_{DIV1}$  and  $C_{DIV2}$  provide the required decoupling capacitances of the VDDH and VDDM supply rails that provide the peak current to drive the external MOSFETs.






图 8-1. Three-Wire Mode Simplified Schematic




图 8-3. Three-Wire Mode with TPSI3050S-Q1 (One-shot Enable)

VDRV

To reduce average power, the TPSI3050-Q1 transfers power from the primary side to the secondary side in a burst fashion. The period of the burst is fixed while the burst on time is programmable by selecting one of seven appropriate resistor values, R<sub>PXFR</sub>, from the PXFR to VSSP pins, thereby changing the duty cycle of the power converter. This action provides flexibility in the application, allowing tradeoffs in power consumed versus power delivered. Higher power converter settings increase the burst on time which, in turn, increases average power consumed from the VDDP supply and increases the amount of power transferred to the secondary side VDDH and VDDM supplies. Similarly, lower power converter settings decrease the burst on time which, in turn, decreases average power consumed from the VDDP supply and decreases the amount of power transferred to the secondary side.

表 8-1 summarizes the three-wire mode power transfer selection.

53.3%

66.7%

80.0%

93.3%

Power Converter Duty Cycle (Three-Wire Mode, Nominal)	Description						
13.3%							
26.7%	The device supports seven, fixed power transfer settings, by selection of a						
40.0%	corresponding R <sub>PXFR</sub> value . Selecting a given power transfer setting adjusts the						

duty cycle of the power converter and hence the amount of power transferred.

up, the power transfer setting is determined and remains fixed at that setting until

Higher power transfer settings leads to an increased duty cycle of the power converter leading to increased power transfer and consumption. During power

表 8-1. Three-Wire Mode Power Transfer Selection

VDDP power cycles.

Standard resistor (EIA E96), 1% tolerance, nominal value.

 $R_{PXFR} \ge 100 \text{ k}\Omega \text{ or } R_{PXFR} \le 1 \text{ k}\Omega \text{ sets the duty cycle of the power converter to } 13.3\%.$ 

#### 8.3.6 Two-Wire Mode

R<sub>PXFR</sub> (1) (2)

 $7.32 \text{ k}\Omega$  $9.09 \ k\Omega$ 

11  $k\Omega$ 

12.7 kΩ

14.7 kΩ

 $16.5 k\Omega$ 

20 kΩ

🗵 8-4 shows the basic setup required for two-wire mode operation, which requires the EN signal and VSSP ground signal. EN can be driven up to 48 V. No current limiting resistor is required on EN because the TPSI3050-Q1 limits the input current based on the values set by the R<sub>PXFR</sub> resistor (see 表 8-2). In this example, the TPSI3050-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration. C<sub>VDDP</sub> provides the required decoupling capacitance for the VDDP supply rail of the device. CDIV1 and CDIV2 provide the required decoupling capacitance of the VDDH and VDDM supply rails that provide the peak current to drive the external MOSFETs.

8 8-5 shows the typical operation in two-wire mode configured for standard enable. The application drives EN to a logic high and the TPSI3050-Q1 begins its power-up sequence. During power up, the current provided by the EN pin, I<sub>EN</sub>, begins to charge up the external capacitance, C<sub>VDDP</sub>, and the voltage on VDDP begins to rise until it reaches V<sub>VDDP</sub> H. After VDDP reaches its peak, V<sub>VDDP</sub> H, the TPSI3050-Q1 transfers stored energy on C<sub>VDDP</sub> to the secondary side for a fixed time (3.3-µs typical) which begins to charge up the VDDH (and VDDM) secondary side rails thereby discharging the voltage on VDDP. In steady state, this results in an average voltage on VDDP, V<sub>VDDP AVG</sub>. This cycle repeats until the VDDH (and VDDM) secondary side rails are fully charged. The time required to fully charge VDDH depends on several factors including the values of C<sub>VDDP</sub>, C<sub>DIV1</sub>, C<sub>DIV2</sub>, R<sub>PXFR</sub>, and the overall power transfer efficiency. After VDDH is fully charged, VDRV is asserted high and remains high while the EN pin remains at a logic high. When the application drives the EN pin to a logic low, the charge on VDDP begins to discharge. Prior to VDDP reaching its UVLO falling threshold, TPSI3050-Q1 signals information from the primary side to the secondary side to de-assert VDRV and drive it low. Because power is no longer being transferred, all rails begin to fully discharge.






图 8-4. Two-Wire Mode Simplified Schematic




图 8-5. Two-Wire Mode with Standard Enable (TPSI3050-Q1 Only)

In two-wire mode, power is supplied directly by the EN pin. When EN is asserted high, the TPSI3050-Q1 transfers power to the secondary side for a fixed time (3.3- $\mu$ s nominal) while the time period varies. The period varies due to the hysteretic control of the power transfer that ensures the average current supplied through the EN pin is maintained. The amount of average current, and hence the amount of power transferred, is programmable by selecting one of seven appropriate resistor values,  $R_{PXFR}$ , from the PXFR to VSSP pins. Higher settings of  $R_{PXFR}$  increase  $I_{EN}$  which increases the average power consumed from the EN pin and increases the amount of power transferred to the secondary side VDDH supply. Similarly, lower settings of  $R_{PXFR}$  decrease  $I_{EN}$ , which decreases the average power consumed from the EN pin and decreases the amount of power transferred to the secondary side.

表 8-2 summarizes the two-wire mode power selection.

#### 表 8-2. Two-Wire Mode Power Selection

R <sub>PXFR</sub> (1) (2)	I <sub>EN</sub> (Two-Wire Mode, Nominal)	Description
7.32 kΩ	1.9 mA	
9.09 kΩ	2.8 mA	
11 kΩ	3.7 mA	The device supports seven, fixed EN input current limit options selected by
12.7 kΩ	4.5 mA	the corresponding R <sub>PXFR</sub> specified value. Higher current limit selections lead to increased power transfer and consumption. During power up, the EN input current
14.7 kΩ	5.2 mA	limit is determined and remains fixed at that setting until VDDP power cycles.
16.5 kΩ	6.0 mA	
20 kΩ	6.7 mA	

- (1) Standard resistor (EIA E96), 1% tolerance, nominal value.
- (2)  $R_{PXFR} \ge 100 \text{ k}\Omega \text{ or } R_{PXFR} \le 1 \text{ k}\Omega \text{ sets the } I_{EN} \text{ to } 1.9 \text{ mA}.$

#### 8.3.7 VDDP, VDDH, and VDDM Undervoltage Lockout (UVLO)

TPSI3050-Q1 and TPSI3050S-Q1 implement an internal UVLO protection feature for both input and output power supplies, VDDP, VDDH, and VDDM. When VDDP is lower than the UVLO threshold voltage, power ceases to be transferred to the VDDM and VDDH rails. Over time the VDDH and VDDM rails will begin to discharge. If enough charge is available on VDDP, the device will attempt to signal VDRV to assert low. If not enough charge is available on VDDP, a timeout mechanism will ensure VDRV asserts low after the timeout has been reached. When either VDDH or VDDM are lower than their respective UVLO thresholds, VDRV will be asserted low regardless of the EN state. The UVLO protection blocks feature hysteresis, which helps to improve the noise immunity of the power supply. During turn-on and turn-off, the driver sources and sinks a peak transient current, which can result in voltage drop of the VDDH, VDDM power supplies. The internal UVLO protection block ignores the associated noise during these normal switching transients.

#### 8.3.8 Power Supply and EN Sequencing

During power up, the device will automatically determine if two-wire or three-wire mode is to be entered. Once two-wire or three-wire mode is determined, the mode is maintained until another power cycle is performed. Therefore, it is important to understand different scenarios that may affect the device operation.

In two-wire mode, the device is supplied power from a single external voltage source via EN, which charges the  $C_{VDDP}$  capacitance on VDDP. The voltage supply is required to meet the power supply needs at the selected PXFR setting, as well as, meet the recommended minimum ramp time,  $|\Delta V_{EN}/\Delta t|$ . To ensure two-wire mode is entered properly,  $V_{EN}$  must reach  $V_{IH\_EN}$  prior to  $V_{VDDP}$  reaching  $V_{VDDP\_UV\_R}$ . This is summarized in 8.6. Similarly, it is recommend that  $V_{EN}$  meet the minimum recommended ramp down time to  $V_{IL\_EN}$ . Too slow a ramp down time may cause insufficient power to be transferred while slowly transitioning between  $V_{IH\_EN}$  and  $V_{IL\_EN}$  leading to intermittent de-assertions and assertions of VDRV. This may continue until the power transfer reduces sufficiently to maintain VDRV low.




图 8-6. Two-wire Mode Entry

In most three-wire mode applications, EN and VDDP are supplied by the same voltage rail and source. It is recommended that  $V_{EN}$  remain below  $V_{IL\_EN}$  until  $V_{VDDP}$  reaches  $V_{VDDP\_UV\_R}$ . It is also possible in some applications to connect EN directly to the VDDP supply. These two scenarios are shown in 8 8-7.




图 8-7. Three-wire Mode Power Sequences

In three-wire mode applications with separate voltage sources supplying EN and VDDP, it is recommended that  $V_{EN}$  remain below  $V_{IL\_EN}$  until  $V_{VDDP}$  reaches  $V_{VDDP\_UV\_R}$ . If  $V_{EN}$  reaches  $V_{IH\_EN}$  prior to  $V_{VDDP}$  reaching  $V_{VDDP\_UV\_R}$ , current from the supply that sources EN will attempt to power VDDP. Depending on the other supply's impedance residing on VDDP and the amount of power available from the EN pin,  $V_{VDDP}$  may begin to rise and eventually exceed  $V_{VDDP\_UV\_R}$ . At that point, the device will begin to transfer power to the secondary and start charging the VDDM and VDDH rails. If VDDP remains above  $V_{VDDP\_UV\_R}$ , the device will continue to transfer power to the secondary eventually charging the VDDM and VDDH rails and VDRV may assert high.

#### 8.3.9 Thermal Shutdown

The device contains an integrated temperature sensor to monitor its local temperature. When the sensor reaches its threshold, it automatically ceases power transfer from the primary side to the secondary side. In addition, if power is still present on VDDP, the driver is automatically asserted low. The power transfer is disabled until the local temperature reduces enough to re-engage.

#### 8.4 Device Functional Modes

表 8-3 summarizes the functional modes for the TPSI3050-Q1 and TPSI3050S-Q1.

表 8-3. TPSI3050-Q1. TPSI3050S-Q1 Device Functional Modes

& 0-0. II 010000-Q1, II 0100000-Q1 Device I unctional modes						
VDDP <sup>(6)</sup>	VDDH	EN <sup>(6)</sup>	VDRV	COMMENTS		
		L	L	TPSI3050-Q1 normal operation:		
		Н	Н	VDRV output state assumes logic state of EN logic state.		
Powered up <sup>(2)</sup>	Powered up <sup>(4)</sup>	L	L	TPSI3050S-Q1 normal operation (three-wire mode		
·			$L\toH\toL$	only): rising edge of EN causes VDRV to be singly pulsed high. EN must be asserted low first to assert another pulse.		
Powered down <sup>(3)</sup>	Powered down <sup>(5)</sup>	X <sup>(1)</sup>	L	Disabled operation: VDRV output disabled, keep off circuitry applied.		
Powered up <sup>(2)</sup>	Powered down <sup>(5)</sup>	X <sup>(1)</sup>	L	Disabled operation: VDRV output disabled, keep off circuitry applied.		
Powered down <sup>(3)</sup>	ed down <sup>(3)</sup> Powered up <sup>(4)</sup> X <sup>(1)</sup> L		Disabled operation: when VDDP is powered down, output driver is disabled automatically after timeout, keep off circuitry applied.			

X: do not care. (1)

 $V_{VDDP} \ge VDDP$  undervoltage lockout rising threshold,  $V_{VDDP\_UV\_R}$ . (2)

V<sub>VDDP</sub> ≥ VDDP undervoltage lockout falling threshold, V<sub>VDDP</sub> UV\_F.
V<sub>VDDH</sub> ≥ VDDH undervoltage lockout rising threshold, V<sub>VDDP</sub> UV\_F.
V<sub>VDDH</sub> < VDDH undervoltage lockout rising threshold, V<sub>VDDH</sub> UV\_F.
Refer to Power Supply and EN Sequencing for additional information. (3)

<sup>(4)</sup> 

<sup>(5)</sup> 

## 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 9.1 Application Information

The TPSI3050-Q1 is a fully integrated, isolated switch driver with integrated bias, which when combined with an external power switch, forms a complete isolated solid state relay solution. With a nominal gate drive voltage of 10 V with 1.5/3.0-A peak source and sink current, a large variety of external power switches such as MOSFETs, IGBTs, or SCRs can be chosen to meet a wide range of applications. The TPSI3050-Q1 generates its own secondary bias supply from the power received from its primary side, so no isolated secondary supply bias is required.

The TPSI3050-Q1 supports two modes of operation based on the number of input pins required. In two-wire mode, typically found in driving mechanical relays, controlling the switch requires only two pins and supports a wide voltage range of operation of 6.5 V to 48 V. In three-wire mode, the primary supply of 3 V to 5.5 V is supplied externally, and the switch is controlled through a separate enable. Available in three-wire mode only, the TPSI3050S-Q1 features a one-shot enable for the switch control. This feature is useful for driving SCRs that typically require only one pulse of current to trigger.

The secondary side provides a regulated, floating supply rail of 10 V for driving a large variety of power switches with no need for a secondary bias supply. The TPSI3050-Q1 can support driving single power switch, dual back-to-back, parallel power switches for a variety of AC or DC applications. The TPSI3050-Q1 integrated isolation protection is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than those found using traditional mechanical relays and optocouplers.

The power dissipation of the TPSI3050-Q1 can be adjusted by an external resistor from the PXFR pin to VSSP. This feature allows for tradeoffs in power dissipation versus power provided on the secondary depending on the needs of the application.

#### 9.2 Typical Application

The circuits in 

9-1 and 
9-2 show a typical application for driving silicon based MOSFETs in three-wire mode and two-wire mode, respectively.




图 9-1. TPSI3050-Q1 Three-Wire Mode Driving MOSFETs

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




图 9-2. TPSI3050-Q1 Two-Wire Mode Driving MOSFETs

#### 9.2.1 Design Requirements

表 9-1 lists the design requirements of the TPSI3050-Q1 gate driver.

350	go ii ii olooo qi boogii koquiromonto							
DESIGN PARAMETERS								
Total gate capacitance	100 nC							
FET turn-on time	1 µs							
Propagation delay	< 4 µs							
Switching frequency	10 kHz							
Supply voltage (VDDP)	5 V ± 5%							

表 9-1. TPSI3050-Q1 Design Requirements

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Two-Wire or Three-Wire Mode Selection

The first design decision is to determine if two-wire or three-wire mode can be used in the application. For this design, note that the overall propagation delay is less than 4 µs and only three-wire mode is able to meet this requirement. In this case, two-wire mode is not applicable. Two-wire mode, due to its limited power transfer, is typically limited to very low frequency applications of less than a few kHz or when enable times are not critical.

#### 9.2.2.2 Standard Enable, One-Shot Enable

Next, based on the application a decision must be if standard enable or one-shot enable mode is required. In this design, assume that after the switch is enabled, it is desired that the switch remain enabled until commanded to be disabled. Therefore, standard enable mode is assumed. In most applications that involve driving FETs, standard enable is appropriate. If driving SCRs or TRIACS, one-shot mode can be beneficial.

### 9.2.2.3 C<sub>DIV1</sub>, C<sub>DIV2</sub> Capacitance

 $C_{\text{DIV1}}$  and  $C_{\text{DIV2}}$  must be of the same type and tolerance.

$$C_{DIV1} = \left(\frac{n+1}{n}\right) \times \frac{Q_{LOAD}}{\Delta V}, \ n \ge 1.0 \tag{1}$$

$$C_{DIV2} = n \times C_{DIV1}, n \ge 1.0 \tag{2}$$

where

n is a real number greater than or equal to 1.0.



- C<sub>DIV1</sub> is the external capacitance from VDDH to VDDM.
- C<sub>DIV2</sub> is the external capacitance from VDDM to VSSS.
- Q<sub>LOAD</sub> is the total charge of the load from VDRV to VSSS.
- ΔV is the voltage drop on VDDH when switching the load.

#### 备注

C<sub>DIV1</sub> and C<sub>DIV2</sub> represent absolute capacitances and components selected must be adjusted for tolerances and any derating necessary to achieve the required capacitances.

Larger values of  $\Delta V$  can be used in the application, but excessive droop can cause the VDDH undervoltage lockout falling threshold ( $V_{VDDH\_UVLO\_F}$ ) to be reached and cause VDRV to be asserted low. Note that as the series combination of  $C_{DIV1}$  and  $C_{DIV2}$  capacitances increases relative to  $Q_{LOAD}$ , the VDDH supply voltage drop decreases, but the initial charging of the VDDH supply voltage during power up increases.

For this design, assuming n = 1 and  $\Delta V \cong 0.5 \text{ V}$ , then

$$C_{\text{DIV1}} = \left(\frac{1+1}{1}\right) \times \frac{100 \, nC}{0.5 \, V} = 400 \, nF \tag{3}$$

$$C_{DIV2} = 1 \times 400 \text{ nF} = 400 \text{ nF}$$
 (4)

For this design,  $C_{DIV1} = C_{DIV2} = 470$  nF standard capacitor values were selected.

### 9.2.2.4 R<sub>PXFR</sub> Selection

The selection of R<sub>PXFR</sub> allows for a tradeoff between power consumed and power delivered, as described in the *Three-wire Mode* section. For this design, one must choose an appropriate R<sub>PXFR</sub> selection that ensures enough power is transferred to support the amount of load being driven at the specified switching frequency.

During switching of the load,  $Q_{LOAD}$  of charge on VDDH is transferred to the load and VDDH supply voltage droops. After each switching cycle, this charge must be replenished before the next switching cycle occurs. This action ensures that the charge residing on VDDH does not deplete over time due to subsequent switching cycles of the load. The time it takes to recover this charge,  $t_{RECOVER}$ , can be estimated as follows:

$$t_{RECOVER} = \frac{1}{f_{MAX}} \cong \frac{Q_{LOAD}}{I_{OUT}} \tag{5}$$

where

- Q<sub>LOAD</sub> is the load charge in Coulombs.
- I<sub>OUT</sub> is the average current available from VDDH supply in Amperes (A).
- f<sub>MAX</sub> is maximum switching frequency in Hertz (Hz).

For this design, Q<sub>LOAD</sub> = 100 nC and f<sub>MAX</sub> = 10 kHz are known, so I<sub>OUT</sub> required can be estimated as

$$I_{OUT} \cong 100 \, nC \times 10 \, kHz = 1.0 \, mA$$
 (6)

 $I_{OUT}$  represents the minimum average current required to meet the design requirements. Using the TPSI3050-Q1 calculator tool, one can easily find the  $R_{PXFR}$  necessary by referring to the  $I_{OUT}$  or  $f_{MAX}$  columns directly.  $\frac{1}{2}$  shows the results from the tool, assuming VDDP = 4.75 V, to account for the supply tolerance specified in the design requirements. The TPSI3050-Q1 Calculator tool can be found at *Design Calculator*.

表 9-2. Results from the TPSI3050-Q1 Calculator Tool,  $\mathsf{T}_\mathsf{A}$  = 25°C, Three-Wire Mode

R <sub>PXFR</sub> , kΩ	Power Converter Duty Cycle, %	I <sub>VDDP</sub> , mA	P <sub>IN</sub> , mW	P <sub>OUT</sub> , mW	I <sub>OUT</sub> , mA	t <sub>START</sub> , μs	t <sub>RECOVER</sub> , μs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA
9.09	21.1	6.82	32.0	10.8	1.05	1944.3	93.13	10.74	0.15
11	40.0	14.09	66.6	23.7	2.32	976.0	42.68	23.43	2.66
12.7	53.3	19.22	90.9	32.5	3.19	754.1	31.11	32.14	4.38

Product Folder Links: TPS/3050-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 表 9-2. Results from the TPSI3050-Q1 Calculator Tool, T<sub>A</sub> = 25°C, Three-Wire Mode (continued)

R <sub>PXFR</sub> , kΩ	Power Converter Duty Cycle, %	I <sub>VDDP</sub> , mA	P <sub>IN</sub> , mW	P <sub>OUT</sub> , mW	I <sub>OUT</sub> , mA	t <sub>START</sub> , μs	t <sub>RECOVER</sub> , μs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA
14.7	66.7	24.38	115.4	41.3	4.07	626.1	24.44	40.91	6.12
16.5	80.0	29.50	139.8	50.7	4.99	539.5	19.93	50.17	7.96
20	93.3	34.62	164.1	59.6	5.87	482.4	16.96	58.98	9.70

表 9-3 summarizes the various output parameters of the calculator tool.

#### 表 9-3. TPSI3050-Q1 Calculator Tool Parameter Descriptions

Parameter	Description
R <sub>PXFR</sub>	External resistor setting that controls the amount of power transferred to the load by adjusting the duty cycle. Higher R <sub>PXFR</sub> settings lead to increased power transfer and power consumption.
Power Converter Duty Cycle	Nominal duty cycle of the power converter. Higher R <sub>PXFR</sub> settings leads to higher duty cycles of the power converter and higher power transfer.
I <sub>VDDP</sub>	Average current consumed from the VDDP supply
P <sub>IN</sub>	Average power consumed from the VDDP supply
P <sub>OUT</sub>	Average power delivered to the VDDH supply
I <sub>OUT</sub>	Average current delivered to the VDDH supply
tstart	Start-up time from VDDP rising until VDDH supply rail is fully charged. This parameter assumes VDDH and VDDM supply rails are fully discharged initially.
t <sub>RECOVER</sub>	Represents the time for the VDDH rail to recover after switching the load present on VDRV
f <sub>MAX</sub>	Maximum switching frequency possible for a given R <sub>PXFR</sub> setting for the applied loading conditions
I <sub>AUX_MAX</sub>	Maximum auxiliary current available at current user input settings. There is an inverse relationship between $f_{MAX}$ and $I_{AUX\_MAX}$ .

For this design example,  $R_{PXFR}$  must be configured to the 9.09-k $\Omega$  setting or higher to transfer enough power to support switching the specified load at the required 10-kHz frequency.

#### 9.2.2.5 C<sub>VDDP</sub> Capacitance

For two-wire mode, the recommended capacitance  $C_{VDDP}$  from VDDP to VSSP is 220 nF.

For this design, three-wire mode is required to meet the design requirements. For three-wire mode, increasing the amount of capacitance,  $C_{VDDP}$ , improves the ripple on the VDDP supply. For this design, 1  $\mu$ F in parallel with 100 nF is used.

#### 9.2.2.6 Gate Driver Output Resistor

The optional external gate driver resistors,  $R_{GSRC}$  and  $R_{GSNK}$ , along with the diode are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- Limit ringing caused by high voltage switching dv/dt, high current switching di/dt, and body-diode reverse recovery
- Fine-tune gate drive strength for sourcing and sinking
- 4. Reduce electromagnetic interference (EMI)

The TPSI3050-Q1 has a pullup structure with a P-channel MOSFET with a peak source current of 1.5 A. Therefore, the peak source current can be predicted with:

$$I_{O+} \cong min\left(1.5 A, \frac{V_{VDDH}}{R_{DSON\_VDRV} + R_{GSRC} + R_{GFET\_INT}}\right)$$
 (7)

Product Folder Links: TPS/3050-Q1

where

- R<sub>GSRC</sub>: external turn-on resistance.
- R<sub>DSON\_VDRV</sub>: TPSI3050-Q1 driver on resistance in high state. See Electrical Characteristics.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

29

- V<sub>VDDH</sub>: VDDH voltage. Assumed 10.2 V in this example.
- R<sub>GFET\_INT</sub>: external power transistor internal gate resistance, found in the power transistor data sheet.
   Assume 0 Ω for this example.
- I<sub>O+</sub>: peak source current. The minimum value between 1.5 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

For this example,  $R_{DSON\ VDRV}$  = 2.5 $\Omega$ ,  $R_{GSRC}$  = 8  $\Omega$ , and  $R_{GFET\ INT}$  = 0  $\Omega$  results in:

$$I_{O+} \cong min\left(1.5 A, \frac{10.2 V}{2.5 \Omega + 8 \Omega + 0 \Omega}\right) = 0.97 A$$
 (8)

Similarly, the TPSI3050-Q1 has a pulldown structure with an N-channel MOSFET with a peak sink current of 3.0 A. Therefore, assuming  $R_{GFFT-INT} = 0 \Omega$ , the peak sink current can be predicted with:

$$I_{O-} \cong min \left[ 3.0 \text{ A, } (V_{VDDH} \times (R_{GSRC} + R_{GSNK}) - R_{GSRC} \times V_F) \times \frac{1}{R_{GSRC} \times R_{GSNK} + R_{DSON\_VDRV} \times (R_{GSRC} + R_{GSNK})} \right]$$
(9)

#### where

- R<sub>GSRC</sub>: external turn-on resistance.
- R<sub>GSNK</sub>: external turn-off resistance.
- R<sub>DSON VDRV</sub>: TPSI3050-Q1 driver on resistance in low state. See *Electrical Characteristics*.
- V<sub>VDDH</sub>: VDDH voltage. Assumed 10.2 V in this example.
- V<sub>F</sub>: diode forward voltage drop. Assumed 0.7 V in this example.
- I<sub>O</sub>: peak sink current. The minimum value between 3.0 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

For this example, assuming R<sub>DSON VDRV</sub> = 1.7  $\Omega$ , R<sub>GSRC</sub> = 8  $\Omega$ , R<sub>GSNK</sub> = 4.5  $\Omega$ , and R<sub>GFET INT</sub> = 0  $\Omega$ , results in:

$$I_{0-} \cong min \left[ 3.0 \text{ A}, (10.2 \text{ V} \times (8 \Omega + 4.5 \Omega) - 3.5 \Omega \times 0.7 \text{ V}) \times \frac{1}{8 \Omega \times 4.5 \Omega + 1.7 \Omega \times (8 \Omega + 4.5 \Omega)} \right] = 2.18 \text{ A}$$
 (10)

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate driver current and introduce overshoot and undershoot. Therefore, TI strongly recommends to minimize the gate driver loop.

#### 9.2.2.7 Start-up Time and Recovery Time

As described in the  $C_{DIV1}$ ,  $C_{DIV2}$  Capacitance section, the start-up time of the fully discharged VDDH rail depends on the amount of capacitance present on the VDDH supply. The rate at which this capacitance is charged depends on the amount of power transferred from the primary side to the secondary side. The amount of power transferred can be adjusted by choosing  $R_{PXFR}$ . Increasing the resistor settings for  $R_{PXFR}$  transfers more power from the primary supply (VDDP) to the secondary supply (VDDH), thereby reducing the overall start-up and recovery times.

## 9.2.2.8 Supplying Auxiliary Current, I<sub>AUX</sub> From VDDM




图 9-3. Supplying Auxiliary Power From VDDM

As an example, assume that the auxiliary circuitry requires an average current of 4 mA. 表 9-4 summarizes the results from the TPSI3050-Q1 calculator tool. The Calculator tool can be found at *Design Calculator*.

表 9-4. Results from the TPSI3050-Q1 Calculator Tool,  $T_A$  = 25°C, Three-Wire Mode with  $I_{AUX}$  = 4 mA

		· / A /						AOA				
R <sub>PXFR</sub> , kΩ	Power   I <sub>VDDP</sub>   I <sub>VDDP</sub>		P <sub>IN</sub> , mW	P <sub>OUT</sub> , mW	I <sub>OUT</sub> , mA	t <sub>START</sub> , μs	t <sub>RECOVER</sub> , μs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA			
7.32	13.3	3.81	17.7	5.8	0.58	N/A	N/A	N/A	N/A			
9.09	21.1	6.82	32.0	10.8	1.07	N/A	N/A	N/A	N/A			
11	40.0	14.09	66.6	23.7	2.34	N/A	N/A	N/A	N/A			
12.7	53.3	19.22	90.9	32.5	3.21	1933.2	83.74	11.94	4.38			
14.7	66.7	24.38	115.4	41.3	4.09	1180.9	48.28	20.71	6.12			
16.5	80.0	29.50	139.8	50.7	5.02	864.6	33.36	29.97	7.96			
20	93.3	34.62	164.1	59.6	5.90	704.0	2579	38.78	9.70			

Based on the results in 表 9-4, several observations can be made:

- With  $R_{PXFR}$  = 7.32 k $\Omega$ ,  $R_{PXFR}$  = 9.09 k $\Omega$ , and  $R_{PXFR}$  = 11 k $\Omega$ , insufficient power is available to meet the application power needs specified in the design requirements in  $\frac{1}{2}$  9-1.
- With  $R_{PXFR}$  = 12.7 k $\Omega$  and higher, sufficient power is transferred to meet the specified design requirements.
- For a given R<sub>PXFR</sub>, because a significant amount of the transferred power is being provided to the auxiliary circuitry, t<sub>START</sub> is longer, and f<sub>MAX</sub> reduced when compared to the results shown in 表 9-4 with I<sub>AUX</sub> = 0 mA.


#### 9.2.2.9 VDDM Ripple Voltage

Note that when supplying power from VDDM, that is when  $I_{AUX} > 0$  mA, additional voltage ripple is present on the VDDM rail. For a given  $R_{PXFR}$  setting, this ripple can be reduced by applying additional capacitance from VDDM to VSSS. For this design example, the ripple on VDDM, VDDM<sub>ripple</sub>, computed in the calculator tool is 75 mV.


It is possible to reduce the VDDM<sub>ripple</sub> with the addition of capacitance while still maintaining the original VDDH<sub>droop</sub> = 0.5 V. For example, applying  $C_{DIV1}$  = 330 nF and  $C_{DIV2}$  = 680 nF in the calculator tool, reduces VDDM<sub>ripple</sub> to 52 mV, while still maintaining VDDH<sub>droop</sub> < 0.5 V. Of course, this additional capacitance leads to increased  $t_{START}$  times.



### 9.2.3 Application Curves



#### 9.2.3 Application Curves (continued)



#### 9.2.4 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See § 9-12 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

§ 9-13 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000 V<sub>RMS</sub> with a lifetime of 1184 years.




图 9-12. Test Setup for Insulation Lifetime Measurement




图 9-13. Insulation Lifetime Projection Data

## 9.3 Power Supply Recommendations

In three-wire mode, to help ensure a reliable supply voltage, TI recommends that the  $C_{VDDP}$  capacitance from VDDP to VSSP consists of a 0.1- $\mu$ F bypass capacitor for high frequency decoupling in parallel with a 1  $\mu$ F for low frequency decoupling.

In two-wire mode, TI recommends that the C<sub>VDDP</sub> capacitance placed from VDDP to VSSP consists of a 220-nF capacitor connected close to the device between the VDDP and VSSP pins. The recommended absolute capacitance must be 220 nF, so if derating is required, a higher component value can be needed.

Low-ESR and low-ESL capacitors must be connected close to the device between the VDDP and VSSP pins.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the TPSI3050-Q1. Some key guidelines are:

- Component placement:
  - Place the driver as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
  - Connect low-ESR and low-ESL capacitors close to the device between the VDDH and VDDM pins and the VDDM and VSSS pins to bypass noise and to support high peak currents when turning on the external power transistor.

Product Folder Links: TPSI3050-Q1

- Connect low-ESR and low-ESL capacitors close to the device between the VDDP and VSSP pins.
- Minimize parasitic capacitances on the R<sub>PXFR</sub> pin.
- Grounding considerations:

- Limit the high peak currents that charge and discharge the transistor gates to a minimal physical area.
   This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors.
   Place the gate driver as close as possible to the transistors.
- Connect the driver VSSS to the Kelvin connection of MOSFET source or IGBT emitter. If the power device
  does not have a split Kelvin source or emitter, connect the VSSS pin as close as possible to the source
  or emitter terminal of the power device package to separate the gate loop from the high power switching
  loop.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. TI recommends a PCB cutout or groove to prevent contamination that can compromise the isolation performance.
- Thermal considerations:
  - Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ<sub>JB</sub>).
  - If the system has multiple layers, TI also recommends connecting the VDDH and VSSS pins to internal
    ground or power planes through multiple vias of adequate size. These vias must be located close to the IC
    pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high
    voltage planes are overlapping.

### 9.4.2 Layout Example

图 9-14 shows a PCB layout example with the signals and key components labeled.




图 9-14. 3-D PCB View

§ 9-15 and 
§ 9-16 show the top and bottom layer traces and copper.






图 9-15. Top Layer




图 9-16. Bottom Layer

## 10 Device and Documentation Support

#### 10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表 10-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPSI3050-Q1	Click here Click here		Click here	Click here	Click here	
TPSI3050S-Q1	Click here	Click here	Click here	Click here	Click here	

#### 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPSI3050QDWZRQ1	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050Q1
TPSI3050QDWZRQ1.A	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050Q1
TPSI3050QDWZRQ1.B	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPSI3050SQDWZRQ1	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050SQ1
TPSI3050SQDWZRQ1.A	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050SQ1
TPSI3050SQDWZRQ1.B	Active	Production	SO-MOD (DWZ)   8	1000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

#### OTHER QUALIFIED VERSIONS OF TPSI3050-Q1:

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSI3050QDWZRQ1	SO-MOD	DWZ	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
TPSI3050SQDWZRQ1	SO-MOD	DWZ	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

## **PACKAGE MATERIALS INFORMATION**


www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Package Type Package Drawing		Device Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSI3050QDWZRQ1	SO-MOD	DWZ	8	1000	350.0	350.0	43.0		
TPSI3050SQDWZRQ1	SO-MOD	DWZ	8	1000	350.0	350.0	43.0		

SMALL OUTLINE PACKAGE




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月