







TPS7A84A

ZHCSL68C - APRIL 2017 - REVISED DECEMBER 2020

TPS7A84A 3A 高精度 (0.75%)、低噪声 (4.4μV_{RMS}) LDO 稳压器

1 特性

低压降: 3A 电流时为 180mV(最大值),有偏置

线路、负载和温度范围内的最大精度为 0.75%, 有

输出电压噪声: 4.4μV_{RMS}

输入电压范围:

- 无偏置:1.4V至6.5V - 有偏置:1.1V至6.5V

• TPS7A8400A 输出电压范围:

- 可调节工作电压: 0.8V 至 5.15V

- ANY-OUT™ 工作电压: 0.8V 至 3.95V

TPS7A8401A 输出电压范围:

- 可调节工作电压: 0.5V 至 5.15V

- ANY-OUT™ 工作电压: 0.5V 至 2.075V


• 电源纹波抑制:

- 500kHz 时为 40dB

- 出色的负载瞬态响应
- 可调软启动浪涌控制
- 开漏电源正常 (PG) 输出

2 应用

- 宏远程无线电单元 (RRU)
- 室外回程单元
- 有源天线系统 mMIMO (AAS)
- 超声波扫描仪
- 实验室和现场仪表
- 传感器、成像和雷达



3 说明

TPS7A84A 是一款低噪声、低压降线性稳压器 (LDO),可提供 3A 拉电流,最大压降仅为 180mV。该 器件提供两个输出电压范围。TPS7A8400A的输出电 压可在 0.8V 至 3.95V 范围内以 50mV 的分辨率通过引 脚进行编程,并可通过外部电阻分压器在 0.8V 至 5.15V 范围内进行调节。TPS7A8401A 的输出电压可 在 0.5V 至 2.075V 范围内以 25mV 的分辨率通过引脚 进行编程,并可通过外部电阻分压器在 0.5V 至 5.15V 范围内讲行调节。

TPS7A84A 集低噪声、高 PSRR 和高输出电流能力等 特性于一体,非常适合为高速通信、视频、医疗或测试 和测量应用中的噪声敏感型组件供电。TPS7A84A 具 有高性能,可抑制电源产生的相位噪声和时钟抖动,因 此它非常适合为高性能串行器和解串器 (SerDes)、模 数转换器 (ADC)、数模转换器 (DAC) 和射频组件供 电。该器件具有高性能和大于 5V 的输出能力, 尤其适合射频放大器使用。


对于需要以低输入和低输出 (LILO) 电压运行的数字负 载 (例如专用集成电路 (ASIC)、现场可编程门阵列 (FPGA) 和数字信号处理器 (DSP)), TPS7A84A 所具 备的出色精度(在线路、负载和温度范围内可达 0.75%)、遥感功能、瞬态性能和软启动能力可确保实 现出色的系统性能。

TPS7A84A 器件的多功能性使其适用于许多严苛应 用。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A84A	VQFN (20)	3.50mm × 3.50mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用图




Table of Contents

1 特性	7.3 Feature Description	<mark>27</mark>
 2 应用		30
- 一,		31
4 Revision History		31
5 Pin Configuration and Functions	·	
6 Specifications		<mark>5</mark> 1
6.1 Absolute Maximum Ratings	4.5	
6.2 ESD Ratings	40.41. 40.11.	
6.3 Recommended Operating Conditions	10.01	
6.4 Thermal Information	44 D	<mark>5</mark> 3
6.5 Electrical Characteristics: General	44 4 5 ' 0 ' 1	<mark>5</mark> 3
6.6 Electrical Characteristics: TPS7A8400A	44.05	53
6.7 Electrical Characteristics: TPS7A8401A	4.4 0 15.17.15.101 元 かいえ にこ	<u>53</u>
6.8 Typical Characteristics: TPS7A8400A1		53
6.9 Typical Characteristics: TPS7A8401A		
7 Detailed Description		
7.1 Overview		
7.2 Functional Block Diagrams2	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (June 2020) to Revision C (December 2020)	Page
• 更新了整个文档的表和图的编号格式	1
• 将 TPS7A8401A 从预发布更改为量产数据	1
Changed noise plots	17
Changes from Revision A (April 2020) to Revision B (June 2020)	Page
• 将 TPS7A8401A 的状态从预告信息更改为量产数据	1
changed pin function allocation of TPS7A8401A to match pinout	3
Changed PSRR vs Frequency and C _{OUT} figure condition statement	10
Added Typical Characteristics: TPS7A8401A section	17
Changes from Revision * (April 2017) to Revision A (April 2020)	Page
• 向文档添加了 TPS7A8401A	1
• 删除了特性部分中的低热阻项目符号	
• 更改了 <i>应用</i> 部分	1
• 向 <i>说明</i> 部分中的 TPS7A8400A 论述添加了 <i>以 50mV 的分辨率</i>	1
Added TPS7A8401A to Pin Configurations and Functions section	3
Added Recommended Feedback-Resistor Values (TPS7A8401A) table	31
Added ADDITIVE OUTPUT VOLTAGE LEVEL (TPS7A8401A) column to ANY-Column to ANY-Colu	OUT Programmable Output
Voltage (RGR Package) table	
Added TPS7A8401A User-Configurable Output Voltage Settings table	32
Changed RGR Package to TPS7A8400A in title of ANY-OUT Programmable Out	utput Voltage With 800 mV
Tied to SNS (TPS7A8400A) table	
Changed Current Sharing section	37

5 Pin Configuration and Functions






图 5-2. RGR Package (TPS7A8401A), 20-Pin VQFN, Top View

图 5-1. RGR Package (TPS7A8400A), 20-Pin VQFN, Top View

表 5-1. Pin Functions

PIN	TPS7A8400A	TPS7A8401A	I/O	DESCRIPTION		
25mV	_	5				
50mV	5	6		ANY-OUT voltage setting pins. These pins connect to an internal feedback network.		
100mV	6	7		Connect these pins to ground, SNS, or leave floating. Connecting these pins to ground increases the output voltage, whereas connecting these pins to SNS		
200mV	7	9	I	increases the resolution of the ANY-OUT network but decreases the range of the		
400mV	9	10		network; multiple pins may be simultaneously connected to GND or SNS to select the desired output voltage. Leave these pins floating (open) when not in use. See		
800mV	10	11		the ANY-OUT Programmable Output Voltage section for additional details.		
1.6V	11	_				
BIAS	12	12	I	BIAS supply voltage. This pin enables the use of low-input voltage, low-output (LILO) voltage conditions (that is, V_{IN} = 1.2 V, V_{OUT} = 1 V) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for $V_{IN} \leq 2.2$ V. A 1- μ F capacitor (0.47- μ F capacitance) or larger must be connected between this pin and ground. If not used, this pin must be left floating or tied to ground.		
EN	14	14	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS.		
FB	3	3	I	Feedback pin connected to the error amplifier. Although not required, TI recommends a 10-nF feed-forward capacitor from FB to OUT (as close to the device as possible) to maximize ac performance. The use of a feed-forward capacitor may disrupt Power-Good (PG) functionality. See the ANY-OUT Programmable Output Voltage and Adjustable Operation sections for more details.		
GND	8, 18	8, 18	_	Ground pin. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection.		
IN	15-17	15-17	I	Input supply voltage pin. A 10- μ F or larger ceramic capacitor (5 μ F of capacitance or greater) from IN to ground is required to reduce the impedance of the input supply. Place the input capacitor as close as possible to the input. See the <i>Input and Output Capacitor Requirements</i> section for more details.		



表 5-1. Pin Functions (continued)

PIN	TPS7A8400A	TPS7A8401A	I/O	DESCRIPTION
NR/SS	13	13	_	Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, TI recommends a 10-nF or larger capacitor be connected from NR/SS to GND (as close as possible to the pin) to maximize ac performance. See the <i>Input and Output Capacitor Requirements</i> section for more details.
OUT 1, 19, 20 1, 19, 20		1, 19, 20	0	Regulated output pin. A 47- μ F or larger ceramic capacitor (25 μ F of capacitance or greater) from OUT to ground is required for stability and must be placed as close as possible to the output. Minimize the impedance from the OUT pin to the load. See the <i>Input and Output Capacitor Requirements</i> sections for more details.
PG	4	4	0	Active-high, PG pin. An open-drain output indicates when the output voltage reaches $V_{\text{IT}(PG)}$ of the target. The use of a feed-forward capacitor may disrupt PG functionality. See the <i>Input and Output Capacitor Requirements</i> sections for more details.
SNS 2 2		I	Output voltage sense input pin. This pin connects the internal R ₁ resistor to the output. Connect this pin to the load side of the output trace only if the ANY-OUT feature is used. If the ANY-OUT feature is not used, leave this pin floating. See the ANY-OUT Programmable Output Voltage and Adjustable Operation sections for more details.	
Thermal pad			_	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

6 Specifications

6.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN, BIAS, PG, EN	- 0.3	7.0	V
	IN, BIAS, PG, EN (5% duty cycle, pulse duration = 200 μs)	- 0.3	7.5	V
Voltage	SNS, OUT	- 0.3	$V_{IN} + 0.3^{(2)}$	V
	NR/SS, FB	- 0.3	3.6	V
	50mV, 100mV, 200mV, 400mV, 800mV, 1.6V	- 0.3	V _{OUT} + 0.3	V
Current	ОИТ	Internally limited	Internally limited	А
	PG (sink current into device)		5	mA
Temperature	Operating junction, T _J	- 55	150	°C
Tomporature	Storage, T _{stg}	- 55	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is V_{IN} + 0.3 V or 7.0 V, whichever is smaller.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

6.3 Recommended Operating Conditions

over junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage range	1.1		6.5	V
V _{BIAS}	Bias supply voltage range ⁽¹⁾	3.0		6.5	V
V _{OUT}	Output voltage range (TPS7A8400A) ⁽²⁾	0.8		5.15	V
V _{OUT}	Output voltage range (TPS7A8401A) ⁽²⁾	0.5		5.15	V
V _{EN}	Enable voltage range	0		V _{IN}	V
I _{OUT}	Output current	0		3	Α
C _{IN}	Input capacitor	10	47		μF
C _{OUT}	Output capacitor	47	47 10 10 ⁽³⁾		μF
C _{BIAS}	Bias pin capacitor	1	10		μF
R _{PG}	Power-good pullup resistance	10		100	kΩ
C _{NR/SS}	NR/SS capacitor		10		nF
C _{FF}	Feed-forward capacitor		10		nF
R ₁	Top resistor value in feedback network for adjustable operation		12.1 ⁽⁴⁾		kΩ
R ₂	Bottom resistor value in feedback network for adjustable operation			160 ⁽⁵⁾	kΩ
TJ	Operating junction temperature	- 40		125	°C

- (1) BIAS supply is required when the V_{IN} supply is below 1.4 V. Conversely, no BIAS supply is required when the V_{IN} supply is higher than or equal to 1.4 V. A BIAS supply helps improve dc and ac performance for $V_{IN} \le 2.2$ V.
- (2) This output voltage range does not include device accuracy or accuracy of the feedback resistors.
- (3) The recommended output capacitors are selected to optimize PSRR for the frequency range of 400 kHz to 700 kHz. This frequency range is a typical value for dc-dc supplies.
- (4) The 12.1-k Ω resistor is selected to optimize PSRR and noise by matching the internal R₁ value.
- (5) The upper limit for the R₂ resistor is to ensure accuracy by making the current through the feedback network much larger than the leakage current into the feedback node.

6.4 Thermal Information

		TPS7A84A	
	THERMAL METRIC ⁽¹⁾	RGR (VQFN)	UNIT
		20 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	43.4	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	36.8	°C/W
R _{θ JB}	Junction-to-board thermal resistance	17.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	17.6	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	3.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: General

Over operating junction temperature range (T_J = $^-$ 40°C to +125°C), V_{IN} = 1.4 V or V_{IN} = V_{OUT(nom)} + 0.4 V (whichever is greater), V_{BIAS} = open, V_{OUT(nom)} = 0.8 V⁽¹⁾, OUT connected to 50 $^{\Omega}$ to GND⁽²⁾, V_{EN} = 1.1 V, C_{IN} = 10 $^{\mu}$ F, C_{OUT} = 47 $^{\mu}$ F, C_{NR/SS} =0nF, without C_{FF}, and PG pin pulled up to V_{IN} with 100 k $^{\Omega}$, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{UVLO1(IN)}	Input supply UVLO with BIAS	V _{IN} rising with V _{BIAS} = 3.0 V		1.02	1.085	V
V _{HYS1(IN)}	V _{UVLO1(IN)} hysteresis	V _{BIAS} = 3.0 V		320		mV
V _{UVLO2(IN)}	Input supply UVLO without BIAS	V _{IN} rising		1.31	1.39	V
V _{HYS2(IN)}	V _{UVLO2(IN)} hysteresis			253		mV
V _{UVLO(BIAS)}	Bias supply UVLO	V _{BIAS} rising, V _{IN} = 1.1 V		2.83	2.9	V
V _{HYS(BIAS)}	V _{UVLO(BIAS)} hysteresis	V _{IN} = 1.1 V		290		mV
I _{EN}	EN pin current	V _{IN} = 6.5 V, V _{EN} = 0 V and 6.5 V	- 0.1		0.1	μA
I _{BIAS}	BIAS pin current	V _{IN} = 1.1 V, V _{BIAS} = 6.5 V, V _{OUT(nom)} = 0.8 V, I _{OUT} = 3 A		2.4	3.5	mA
V _{IL(EN)}	EN pin low-level input voltage (disable device)		0		0.5	V
V _{IH(EN)}	EN pin high-level input voltage (enable device)		1.1		6.5	V
V _{OL(PG)}	PG pin low-level output voltage	V _{OUT} < V _{IT(PG)} , I _{PG} = -1 mA (current into device)			0.4	V
I _{lkg(PG)}	PG pin leakage current	$V_{OUT} > V_{IT(PG)}$, $V_{PG} = 6.5 \text{ V}$			1	μA
I _{NR/SS}	NR/SS pin charging current	V _{NR/SS} = GND, V _{IN} = 6.5 V	4.0	6.6	9.0	μΑ
I _{FB}	FB pin leakage current	V _{IN} = 6.5 V	- 100		100	nA
T	The arms of about decomp terms a return-	Shutdown, temperature increasing		160		°C
T_{sd}	Thermal shutdown temperature	Reset, temperature decreasing		140	2.9 0.1 3.5 0.5 6.5 0.4 1 9.0	C
TJ	Operating junction temperature		- 40		125	°C

⁽¹⁾ V_{OUT(nom)} is the calculated V_{OUT} target value from the ANY-OUT in a fixed configuration. In an adjustable configuration, V_{OUT(nom)} is the expected V_{OUT} value set by the external feedback resistors.

⁽²⁾ This 50- Ω load is disconnected when the test conditions specify an I_{OUT} value.

6.6 Electrical Characteristics: TPS7A8400A

Over operating junction temperature range (T_J = $^-$ 40°C to +125°C), V_{IN} = 1.4 V or V_{IN} = V_{OUT(nom)} + 0.4 V (whichever is greater), V_{BIAS} = open, V_{OUT(nom)} = 0.8 V⁽¹⁾, OUT connected to 50 $^{\Omega}$ to GND⁽²⁾, V_{EN} = 1.1 V, C_{IN} = 10 $^{\mu}$ F, C_{OUT} = 47 $^{\mu}$ F, C_{NR/SS} =0nF, without C_{FF}, and PG pin pulled up to V_{IN} with 100 k $^{\Omega}$, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER		TEST CONDIT	IONS	MIN	TYP	MAX	UNIT	
V _{FB}	Feedback voltage					0.8		V	
V _{NR/SS}	NR/SS pin voltage					0.8		V	
		Range	Using the ANY-OUT pins		0.8 - 1.0%		3.95 + 1.0%	.,	
		Range	Using external resistors ⁽³⁾		0.8 - 1.0%		5.15 + 1.0%	V	
V _{OUT}	Output voltage	Accuracy ⁽³⁾ (4)	$0.8~\textrm{V} \leqslant \textrm{V}_{\textrm{OUT}} \leqslant 5.15^{(5)}~\textrm{V},~5$ over $\textrm{V}_{\textrm{IN}}$	$mA \leqslant I_{OUT} \leqslant 3 A$,	- 1.0%		1.0%		
		Accuracy with BIAS	$1.1 \text{V} \leqslant \text{V}_{\text{IN}} \leqslant 2.2 \text{ V, 5 mA} \leqslant \\ 3.0 \text{ V} \leqslant \text{V}_{\text{BIAS}} \leqslant 6.5 \text{ V}$	∈ I _{OUT} ≤ 3 A,	- 0.75%		0.75%		
	Line regulation		I_{OUT} = 5 mA, 1.4 V \leq V _{IN} \leq 6.5 V			0.03		mV/V	
A Vour/			$\begin{array}{c} 5 \text{ mA} \leqslant I_{OUT} \leqslant 3 \text{ A, } 3.0 \text{ V} \leqslant \\ V_{IN} = 1.1 \text{ V} \end{array}$	$V_{BIAS} \leqslant 6.5 V,$		0.07			
V _{FB} V _{NR/SS} Vout $ \begin{array}{c} \Delta V_{OUT}/\\ \Delta V_{IN} \end{array} $ $ \begin{array}{c} \Delta V_{OUT}/\\ \Delta I_{OUT} \end{array} $ V _{DO} I _{LIM} I _{SC} PSRR	Load regulation		$5~\text{mA} \leqslant I_{\text{OUT}} \leqslant 3~\text{A}$			0.08		mV/A	
			$5 \text{ mA} \leqslant I_{\text{OUT}} \leqslant 3 \text{ A, V}_{\text{OUT}} =$	5.15 V		0.04	3.95 + 1.0% 5.15 + 1.0% 1.0% 0.75% 3.395 + 1.0% 0.75% 3.395 + 1.0% 0.75% 3.395 + 1.0% 0.75% 3.395 + 1.0% 0.75% 3.395 + 1.0% 0.75% 3.395 + 1.0% 0.75% 0		
V_{DO}	Dropout voltage		V _{IN} = 1.4 V, I _{OUT} = 3 A, V _{FB} =	: 0.8 V - 3%		155	250		
			V _{IN} = 5.4 V, I _{OUT} = 3 A, V _{FB} = 0.8 V - 3%			225	340	mV	
V_{DO}			V _{IN} = 5.6 V, I _{OUT} = 3 A, V _{FB} = 0.8 V - 3%			270	450		
			V _{IN} = 1.1 V, V _{BIAS} = 5 V, I _{OUT} = 3 A, V _{FB} = 0.8 V - 3%			110	180		
I _{LIM}	Output current limit		V _{OUT} forced at 0.9 × V _{OUT(not} V _{IN} = V _{OUT(nom)} + 0.4 V	3.7	4.2	4.7	Α		
I _{sc}	Short-circuit current	limit	R_{LOAD} = 20 m Ω , under foldb		1.0		Α		
	Power-supply ripple rejection				f = 10 kHz, V _{OUT} = 0.8 V, V _{BIAS} = 5.0 V		42		
PSRR			$V_{IN} - V_{OUT} = 0.4 \text{ V},$ $I_{OUT} = 3 \text{ A}, C_{NR/SS} = 100 \text{ nF},$ $C_{FF} = 10 \text{ nF},$	f = 500 kHz, V _{OUT} = 0.8 V, V _{BIAS} = 5.0 V		39		dB	
			C _{OUT} = 22 μF	f = 10 kHz, V _{OUT} = 5.0 V		40			
				f = 500 kHz, V _{OUT} = 5.0 V		25			
V_{n}	Output noise voltag	BW = 10 Hz to 100 kHz, V_{IN} = 1.1 V, V_{OUT} = 0.8 V, V_{BIAS} = 5.0 V, I_{OUT} = 3 A, $C_{NR/SS}$ = 100 nF, C_{FF} = 10 nF, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F		_{OUT} = 3 A, =,		4.4		ր V _{RM} չ	
			$\begin{aligned} \text{BW} &= 10 \text{ Hz to } 100 \text{ kHz}, \\ \text{V}_{\text{OUT}} &= 5.0 \text{ V}, \text{I}_{\text{OUT}} = 3 \text{ A}, \text{C}_{\text{NF}} \\ \text{C}_{\text{FF}} &= 10 \text{ nF}, \text{C}_{\text{OUT}} = 47 \mu \text{ F} \end{aligned}$			7.7		. avis	
			V _{IN} = 6.5 V, I _{OUT} = 5mA			3	4	mA	
GND	GND pin current		V _{IN} = 1.4 V, I _{OUT} = 3A			4.3	5.5	IIIA	
			Shutdown, PG = open, V _{IN} =	6.5 V, V _{EN} = 0.5 V		1.2	25	μ А	
V _{IT} (PG)	PG pin threshold		For falling V _{OUT}		82% x V _{OUT}	88% x V _{OUT}	93% x V _{OUT}	V	
V _{HYS} (PG)	PG pin hysteresis		For rising V _{OUT}			2% x V _{OUT}		V	

⁽¹⁾ V_{OUT(nom)} is the calculated V_{OUT} target value from the ANY-OUT in a fixed configuration. In an adjustable configuration, V_{OUT(nom)} is the expected V_{OUT} value set by the external feedback resistors.

⁽²⁾ This 50- Ω load is disconnected when the test conditions specify an I_{OUT} value.

⁽³⁾ When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.

⁽⁴⁾ The device is not tested under conditions where V_{IN} > V_{OUT} + 1.7 V and I_{OUT} = 3 A, because the power dissipation is higher than the maximum rating of the package.

⁽⁵⁾ For $V_{OUT} \le 5 \text{ V}$, $V_{IN} = V_{OUT} + 0.4 \text{ V}$; For $V_{OUT} > 5 \text{ V}$, $V_{IN} = V_{OUT} + 0.45 \text{ V}$



6.7 Electrical Characteristics: TPS7A8401A

Over operating junction temperature range (T_J = $^-$ 40°C to +125°C), V_{IN} = 1.4 V or V_{IN} = V_{OUT(nom)} + 0.4 V (whichever is greater), V_{BIAS} = open, V_{OUT(nom)} = 0.5 V⁽¹⁾, OUT connected to 50 $^{\Omega}$ to GND⁽²⁾, V_{EN} = 1.1 V, C_{IN} = 10 $^{\mu}$ F, C_{OUT} = 47 $^{\mu}$ F, C_{NR/SS} =0nF, without C_{FF}, and PG pin pulled up to V_{IN} with 100 k $^{\Omega}$, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETE		TEST CONDIT		MIN	TYP	MAX	UNIT
V _{FB}	Feedback voltage					0.5		V
V _{NR/SS}	NR/SS pin voltage	;				0.5		V
		Range	Using the ANY-OUT pins		0.5 - 1.2%		2.075 + 1.0%	V
		Range	Using external resistors ⁽³⁾		0.5 - 1.2%		5.15 + 1.0%	
V _{OUT}	Output voltage	Accuracy ⁽³⁾ (4)	$0.5 \text{ V} \leqslant \text{V}_{\text{OUT}} \leqslant 5.15^{(5)} \text{ V}, 5$ over V_{IN}	$mA \leqslant I_{OUT} \leqslant 3 A$,	- 1.25%		1.25%	
V _{FB} V _{NR/SS} Vout A Vout/ A Vin A Vout/ A Vin Isc PSRR		Accuracy with BIAS	V_{IN} = 1.1 V, V_{OUT} = 0.5V, 5 m 3.0 V \leq V_{BIAS} \leq 6.5 V	$nA \leqslant I_{OUT} \leqslant 3 A$,	- 1.0%		1.1%	
	Line regulation		I_{OUT} = 5 mA, 1.4 V \leq V _{IN} \leq	6.5 V		0.03		mV/V
ΔV _{OUT} /			$\begin{array}{c} \text{5 mA} \leqslant \text{I}_{\text{OUT}} \leqslant \text{3 A, 3.0 V} \leqslant \\ \text{V}_{\text{IN}} = \text{1.1 V} \end{array}$	\leq V _{BIAS} \leq 6.5 V,		0.07		
	Load regulation		5 mA \leqslant I $_{OUT}$ \leqslant 3 A			0.08		mV/A
			5 mA \leq I _{OUT} \leq 3 A, V _{OUT} =	5.15 V		0.04		
	Dropout voltage		V _{IN} = 1.4 V, I _{OUT} = 3 A, V _{FB} =	= 0.5 V - 3%		155	260	
			V _{IN} = 5.4 V, I _{OUT} = 3 A, V _{FB} = 0.5 V - 3%			225	375	mV
Δ V _{OUT} / Δ V _{IN} Δ V _{OUT} / Δ I _{OUT} V _{DO} I _{LIM} I _{SC}			V _{IN} = 5.6 V, I _{OUT} = 3 A, V _{FB} = 0.5 V - 3%			270	490	
			V _{IN} = 1.1 V, V _{BIAS} = 5 V, I _{OUT} = 3 A, V _{FB} = 0.5 V - 39	/ ₆		110	180	
I _{LIM}	Output current lim	it	V_{OUT} forced at $0.9 \times V_{OUT(nom)}$, $V_{IN} = V_{OUT(nom)} + 0.4 \text{ V}$		3.3	4.2	4.75	Α
I _{SC}	Short-circuit curre	nt limit	R_{LOAD} = 20 m Ω , under foldback operation			2.5		Α
	Power-supply ripple rejection			f = 10 kHz, V _{OUT} = 0.5 V, V _{BIAS} = 5.0 V		42		
PSRR			$V_{IN} - V_{OUT} = 0.4 \text{ V},$ $I_{OUT} = 3 \text{ A}, C_{NR/SS} = 100 \text{ nF},$ $C_{FF} = 10 \text{ nF},$	f = 500 kHz, V _{OUT} = 0.5 V, V _{BIAS} = 5.0 V		39		dB
			C _{OUT} = 22 μF	f = 10 kHz, V _{OUT} = 5.0 V		40		
				f = 500 kHz, V _{OUT} = 5.0 V		25		
V_n	Output noise volta	ge	BW = 10 Hz to 100 kHz, V_{IN} = 1.1 V, V_{OUT} = 0.5 V, V_{BIAS} = 5.0 V, I_{OUT} = 3 A, $C_{NR/SS}$ = 100 nF, C_{FF} = 10 nF, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F			4.8		μ V _{RMS}
		·	BW = 10 Hz to 100 kHz, V_{OUT} = 5.0 V, I_{OUT} = 3 A, C_{NI} C_{FF} = 10 nF, C_{OUT} = 47 μ F	_{R/SS} = 100 nF, 10 µ F 10 µ F		15.8		
			V _{IN} = 6.5 V, I _{OUT} = 5 mA			3	4.3	mA
I_{GND}	GND pin current		V _{IN} = 1.4 V, I _{OUT} = 3 A			4.3	5.5	mA
			Shutdown, PG = open, V _{IN} =	6.5 V, V _{EN} = 0.5 V		1.2	25	μ А
V _{IT(PG)}	PG pin threshold		For falling V _{OUT}		80% x V _{OUT}	86% x V _{OUT}	91% x V _{OUT}	V
V _{HYS(PG)}	PG pin hysteresis		For rising V _{OUT}			5% x V _{OUT}		V

⁽¹⁾ V_{OUT(nom)} is the calculated V_{OUT} target value from the ANY-OUT in a fixed configuration. In an adjustable configuration, V_{OUT(nom)} is the expected V_{OUT} value set by the external feedback resistors.

Submit Document Feedback

⁽²⁾ This 50- Ω load is disconnected when the test conditions specify an I_{OUT} value.

⁽³⁾ When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.

⁽⁴⁾ The device is not tested under conditions where V_{IN} > V_{OUT} + 1.7 V and I_{OUT} = 3 A, because the power dissipation is higher than the maximum rating of the package.

(5) For $V_{OUT} \leqslant$ 5 V, V_{IN} = V_{OUT} + 0.4 V; For V_{OUT} > 5 V, V_{IN} = V_{OUT} + 0.45 V




 $V_{IN} = 1.20 V$

 $V_{IN} = 1.30 \text{ V}$ V_{IN} = 1.35 V $V_{IN} = 1.40 \text{ V}$

6.8 Typical Characteristics: TPS7A8400A


at $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(nom)} + 0.4$ V (w hichever is greater), $V_{BIAS} = open$, $V_{OUT(nom)} = 0.8$ V, $V_{EN} = 1.1$ V, $C_{IN} = 1.4$ V or $V_{IN} =$ = 10 μ F, C_{OUT} = 47 μ F, C_{NR/SS} = 0 nF, no C_{FF}, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)

(gB)




 V_{IN} = 1.1 V, V_{BIAS} = 5 V, C_{OUT} = 47 μ F || 10 μ F || 10 μ F, $C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF}$

图 6-1. PSRR vs Frequency and I_{OUT}




 I_{OUT} = 3 A, V_{BIAS} = 5 V, C_{OUT} = 47 $~\mu$ F || 10 $~\mu$ F || 10 $~\mu$ F, $C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF}$

图 6-2. PSRR vs Frequency and V_{IN} With Bias



 V_{IN} = 1.4 V, I_{OUT} = 1 A, C_{OUT} = 47 μ F || 10 μ F || 10 μ F, $C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF}$



 I_{OUT} = 1 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF}$

图 6-3. PSRR vs Frequency and V_{BIAS}






图 6-5. PSRR vs Frequency and V_{OUT} With Bias

10 μ F \parallel 10 μ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF






 I_{OUT} = 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF


图 6-6. PSRR vs Frequency and VIN $(V_{OUT} = 3.3 V)$

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FE} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




 V_{IN} = 1.4 V, V_{BIAS} = 5 V, V_{OUT} = 1 V, I_{OUT} = 3 A, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-7. PSRR vs Frequency and C_{OUT}




 $V_{IN} = V_{OUT} + 0.3 \text{ V}, V_{OUT} = 1 \text{ V}, I_{OUT} = 3 \text{ A}, C_{OUT} = 47 \text{ } \mu \text{ F} \parallel$ $10 \text{ } \mu \text{ F} \parallel 10 \text{ } \mu \text{ F}, C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF}$

图 6-8. V_{BIAS} PSRR vs Frequency




 $V_{\text{IN}} = V_{\text{OUT}} + 0.3 \text{ V and } V_{\text{BIAS}} = 5 \text{ V for } V_{\text{OUT}} \leqslant 2.2 \text{ V},$ $C_{\text{OUT}} = 47 \ \mu \text{ F } \parallel 10 \ \mu \text{ F } \parallel 10 \ \mu \text{ F, } C_{\text{NR/SS}} = 10 \text{ nF, } C_{\text{FF}} = 10$ nF, RMS noise BW = 10 Hz to 100 kHz



$$\begin{split} V_{IN} = V_{OUT} + 0.3 &\text{ V and } V_{BIAS} = 5 \text{ V for } V_{OUT} \leqslant 2.2 \text{ V, } I_{OUT} = \\ 3 \text{ A, } C_{OUT} = 47 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F, } C_{NR/SS} = 10 \text{ nF, } C_{FF} = \\ 10 \text{ nF, RMS noise BW} = 10 \text{ Hz to } 100 \text{ kHz} \end{split}$$


图 6-10. Output Noise vs Frequency and Vout

图 6-9. Output Voltage Noise vs V_{OUT}



 I_{OUT} = 3 A, C_{OUT} = 47 $\,\mu$ F || 10 $\,\mu$ F || 10 $\,\mu$ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF, RMS noise BW = 10 Hz to 100 kHz

图 6-11. Output Noise vs Frequency and $V_{\rm IN}$




 $V_{IN} = V_{OUT} + 0.3 \text{ V}, V_{BIAS} = 5 \text{ V}, I_{OUT} = 3 \text{ A}, C_{OUT} = 47 \text{ } \mu \text{ F } ||$ $10 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F}, C_{FF} = 10 \text{ nF}, \text{RMS noise BW} = 10 \text{ Hz to } 100 \text{ }$ kHz

图 6-12. Output Noise vs Frequency and CNR/SS




at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




 $V_{IN} = V_{OUT} + 0.3 \text{ V, } V_{BIAS} = 5 \text{ V, } I_{OUT} = 3 \text{ A, } C_{OUT} = 47 \text{ } \mu \text{ F } || \\ 10 \text{ } \mu \text{ F, } I_{ONR/SS} = 10 \text{ nF, RMS noise BW} = 10 \text{ Hz to} \\ 100 \text{ kHz}$

图 6-13. Output Noise vs Frequency and CFF




 I_{OUT} = 3 A, C_{OUT} = 47 $~\mu$ F || 10 $~\mu$ F || 10 $~\mu$ F, C_{FF} = 10 nF, RMS noise BW = 10 Hz to 100 kHz

图 6-14. Output Noise at 5-V Output




 V_{IN} = 1.2 V, V_{OUT} = 0.9 V, V_{BIAS} = 5 V, I_{OUT} = 3 A, C_{OUT} = 47 μ F || 10 μ F || 10 μ F, C_{FF} = 10 nF

图 6-15. Start-Up Waveform vs Time and C_{NR/SS}




 V_{IN} = V_{OUT} + 0.3 V, V_{BIAS} = 5 V, $I_{OUT, DC}$ = 100 mA, slew rate = 1 A/ μ s, $C_{NR/SS}$ = C_{FF} = 10 nF, C_{OUT} = 47 μ F || 10 μ F || 10 μ F

图 6-16. Load Transient vs Time and V_{OUT} With Bias



 $I_{OUT, DC}$ = 100 mA, C_{OUT} = 47 μ F || 10 μ F || 10 μ F, $C_{NR/SS}$ = C_{FF} = 10 nF, slew rate = 1 A/ μ s


图 6-17. Load Transient vs Time and V_{OUT} Without Bias



 V_{OUT} = 5 V, I_{OUT, DC} = 100 mA, I_{OUT} = 100 mA to 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, C_{NR/SS} = C_{FF} = 10 nF


图 6-18. Load Transient vs Time and Slew Rate

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)






at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




Submit Document Feedback

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)






at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (w hichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.8 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)



Submit Document Feedback


6.9 Typical Characteristics: TPS7A8401A

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




 V_{IN} = 1.1 V, V_{BIAS} = 5 V, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-43. PSRR vs Frequency and I_{OUT}




 V_{IN} = 1.4 V, I_{OUT} = 1 A, C_{OUT} = 47 $~\mu$ F || 10 $~\mu$ F || 10 $~\mu$ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-45. PSRR vs Frequency and VBIAS




$$\begin{split} V_{IN} = V_{OUT} + 0.3 \text{ V or } V_{IN} = 1.1 \text{ V (whichever is greater), } V_{BIAS} \\ = 5 \text{ V, } I_{OUT} = 3 \text{ A, } C_{OUT} = 47 \text{ } \mu \text{ F || } 10 \text{ } \mu \text{ F || } 10 \text{ } \mu \text{ F,} \\ C_{NR/SS} = 10 \text{ nF, } C_{FF} = 10 \text{ nF} \end{split}$$

图 6-47. PSRR vs Frequency and V_{OUT} With Bias




 I_{OUT} = 3 A, V_{BIAS} = 5 V, C_{OUT} = 47 $~\mu$ F || 10 $~\mu$ F || 10 $~\mu$ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-44. PSRR vs Frequency and V_{IN} With Bias



 I_{OUT} = 1 A, C_{OUT} = 47 $~\mu$ F || 10 $~\mu$ F || 10 $~\mu$ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-46. PSRR vs Frequency and V_{IN}




 I_{OUT} = 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-48. PSRR vs Frequency and V_{IN} (V_{OUT} = 3.3 V)




at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




 V_{IN} = 1.4 V, V_{BIAS} = 5 V, V_{OUT} = 1 V, I_{OUT} = 3 A, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-49. PSRR vs Frequency and Cout




 V_{OUT} = 5 V, I_{OUT} = 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS}$ = 10 nF, C_{FF} = 10 nF

图 6-50. PSRR vs Frequency and V_{IN} (V_{OUT} = 5 V)




 $V_{IN} = 5.5 \text{ V}, V_{OUT} = 5 \text{ V}, I_{OUT} = 3 \text{ A}, C_{OUT} = 47 \text{ } \mu \text{ F} \parallel 10 \text{ } \mu \text{ F} \parallel \\ 10 \text{ } \mu \text{ F}, C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF} \\$

图 6-51. PSRR vs Frequency and I_{OUT} ($V_{OUT} = 5 \text{ V}$)




 $V_{IN} = V_{OUT} + 0.3 \text{ V}, V_{OUT} = 1 \text{ V}, I_{OUT} = 3 \text{ A}, C_{OUT} = 47 \text{ } \mu \text{ F} \text{ } || \\ 10 \text{ } \mu \text{ F} \text{ } || 10 \text{ } \mu \text{ F}, C_{NR/SS} = 10 \text{ nF}, C_{FF} = 10 \text{ nF} \\$

图 6-52. V_{BIAS} PSRR vs Frequency



$$\begin{split} V_{IN} &= V_{OUT} + 0.3 \text{ V or } V_{IN} = 1.1 \text{ V (whichever is greater), } V_{BIAS} \\ &= 5 \text{ V for } V_{IN} \leqslant 2.2 \text{ V, } C_{OUT} = 47 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F,} \\ C_{NR/SS} &= 10 \text{ nF, } C_{FF} = 10 \text{ nF, RMS noise BW} = 10 \text{ Hz to } 100 \\ &\qquad \qquad \text{kHz} \end{split}$$


图 6-53. Output Voltage Noise vs V_{OUT}



$$\begin{split} &V_{IN}=V_{OUT}+0.3~V~or~V_{IN}=1.1~V~(whichever~is~greater),~V_{BIAS}\\ &=5~V~for~V_{IN}\leqslant 2.2~V,~I_{OUT}=3~A,~C_{OUT}=47~~\mu~F~\parallel~10~~\mu~F~\parallel~10\\ &~~\mu~F,~C_{NR/SS}=10~nF,~C_{FF}=10~nF,~RMS~noise~BW=10~Hz~to\\ &~~100~kHz \end{split}$$


图 6-54. Output Noise vs Frequency and Vout

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




 $V_{OUT} = 0.7 \text{ V, } I_{OUT} = 3 \text{ A, } C_{OUT} = 47 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F,}$ $C_{NR/SS} = 10 \text{ nF, } C_{FF} = 10 \text{ nF, RMS noise BW} = 10 \text{ Hz to } 100 \text{ }$ kHz

图 6-55. Output Noise vs Frequency and VIN




 $V_{OUT} = 0.7 \text{ V, } V_{IN} = 1.1 \text{ V, } V_{BIAS} = 5 \text{ V, } I_{OUT} = 3 \text{ A, } C_{OUT} = 47 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F, } C_{NR/SS} = 10 \text{ nF, RMS noise BW} = 10 \text{ Hz to } 100 \text{ kHz}$

图 6-57. Output Noise vs Frequency and CFF




 V_{IN} = 1.2 V, V_{OUT} = 0.7 V, V_{BIAS} = 5 V, I_{OUT} = 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, C_{FF} = 10 nF

图 6-59. Start-Up Waveform vs Time and C_{NR/SS}




 V_{OUT} = 0.7 V, V_{IN} = 1.1 V, V_{BIAS} = 5 V, I_{OUT} = 3 A, C_{OUT} = 47 μ F \parallel 10 μ F, C_{FF} = 10 nF, RMS noise BW = 10 Hz to 100 kHz

图 6-56. Output Noise vs Frequency and C_{NR/SS}



 $V_{\text{IN}} = V_{\text{OUT}} + 0.3 \text{ V}, V_{\text{BIAS}} = 5 \text{ V}, I_{\text{OUT}} = 3 \text{ A}, C_{\text{OUT}} = 47 \text{ } \mu \text{ F} \text{ } \|$ $10 \text{ } \mu \text{ F} \text{ } \| 10 \text{ } \mu \text{ F}, C_{\text{FF}} = 10 \text{ nF}, \text{ RMS noise BW} = 10 \text{ Hz to } 100 \text{ }$ kHz

图 6-58. Output Noise vs Frequency (5-V Output)




 V_{IN} = V_{OUT} + 0.5 V, V_{BIAS} = 5 V, I_{OUT} = 100 mA to 3 A, slew rate = 1 A/ μ s, $C_{NR/SS}$ = C_{FF} = 10 nF, C_{OUT} = 47 μ F || 10 μ F || 10 μ F

图 6-60. Load Transient vs Time and V_{OUT} With Bias




at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




$$\begin{split} V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V, } V_{\text{BIAS}} = 5 \text{ V, } I_{\text{OUT}} = 3 \text{ A to } 100 \text{ mA,} \\ \text{slew rate} = 1 \text{ A/} ~\mu \text{ s, } C_{\text{NR/SS}} = C_{\text{FF}} = 10 \text{ nF,} \\ C_{\text{OUT}} = 47 ~~\mu \text{ F || } 10 ~~\mu \text{ F || } 10 ~~\mu \text{ F} \end{split}$$

图 6-61. Load Transient vs Time and V_{OUT} With Bias




 $V_{IN} = V_{OUT} + 0.5 \text{ V}, V_{OUT} = 0.7 \text{ V}, I_{OUT} = 3 \text{ A to } 100 \text{ mA},$ $C_{OUT} = 47 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F } || 10 \text{ } \mu \text{ F, } C_{NR/SS} = C_{FF} = 10 \text{ nF, slew}$ $rate = 1 \text{ A/} \mu \text{ s}$

图 6-63. Load Transient vs Time and V_{OUT} Without Bias




$$\begin{split} &V_{\text{IN}} = 1.2 \text{ V, } V_{\text{OUT}} = 0.7 \text{ V, } V_{\text{BIAS}} = 5 \text{ V, slew rate} = 1 \text{ A/} \ \mu \text{ s,} \\ &C_{\text{OUT}} = 47 \ \ \mu \text{ F} \parallel 10 \ \ \mu \text{ F} \parallel 10 \ \ \mu \text{ F, } C_{\text{NR/SS}} = C_{\text{FF}} = 10 \text{ nF} \end{split}$$

图 6-65. Load Transient vs Time and DC Load



$$\begin{split} V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V, } V_{\text{OUT}} = 0.7 \text{ V, } I_{\text{OUT}} = 100 \text{ mA to 3 A,} \\ C_{\text{OUT}} = 47 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F } \parallel 10 \text{ } \mu \text{ F, } C_{\text{NR/SS}} = C_{\text{FF}} = 10 \text{ nF, slew} \\ \text{rate} = 1 \text{ A/} \, \mu \text{ s} \end{split}$$

图 6-62. Load Transient vs Time and V_{OUT} Without Bias



 V_{OUT} = 5 V, $I_{OUT, DC}$ = 100 mA, I_{OUT} = 100 mA to 3 A, C_{OUT} = 47 μ F \parallel 10 μ F \parallel 10 μ F, $C_{NR/SS}$ = C_{FF} = 10 nF

图 6-64. Load Transient vs Time and Slew Rate





图 6-66. Dropout Voltage vs VIN Without Bias


Submit Document Feedback

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)






at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)




Submit Document Feedback

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)





at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(nom)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(nom)}$ = 0.5 V, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 47 μ F, $C_{NR/SS}$ = 0 nF, no C_{FF} , and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted)



Submit Document Feedback

7 Detailed Description

7.1 Overview

The TPS7A84A is a high-current (3 A), low-noise (4.4 μ V_{RMS}), high accuracy (0.75%) low-dropout linear voltage regulator (LDO). These features make the device a robust solution to solve many challenging problems in generating a clean, accurate power supply.


The TPS7A84A has several features that makes the device useful in a variety of applications. See 表 7-1 for a categorization of the functionalities shown in the *Functional Block Diagrams* section.

Overall, these features make the TPS7A84 the component of choice due to its versatility and ability to generate a supply for most applications.

	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
VOLTAGE REGULATION	SYSTEM START-UP	INTERNAL PROTECTION			
High accuracy	Programmable soft-start	Foldback current limit			
Low-noise, high-PSRR output	No sequencing requirement between BIAS, IN and EN				
Fast transient response	Power-good output	Thermal shutdown			
	Start-up with negative bias on OUT				

表 7-1. Features


7.2 Functional Block Diagrams



For the ANY-OUT network, the ratios between the values are highly accurate as a result of matching, but the actual resistance may vary significantly from the numbers listed.

图 7-1. TPS7A8400A Block Diagram





For the ANY-OUT network, the ratios between the values are highly accurate as a result of matching, but the actual resistance may vary significantly from the numbers listed.

图 7-2. TPS7A8401A Block Diagram

7.3 Feature Description


7.3.1 Voltage Regulation Features

7.3.1.1 DC Regulation

An LDO functions as a class-B amplifier in which the input signal is the internal reference voltage (V_{REF}), as shown in $\boxed{8}$ 7-3. V_{REF} is designed to have a very low bandwidth at the input to the error amplifier through the use of a low-pass filter ($V_{NR/SS}$).

As such, the reference can be considered as a pure dc input signal. The low output impedance of an LDO comes from the combination of the output capacitor and pass element. The pass element also presents a high input impedance to the source voltage when operating as a current source. A positive LDO can only source current because of the class-B architecture.

This device achieves a maximum of 0.75% output voltage accuracy primarily because of the high-precision band-gap voltage (V_{BG}) that creates V_{REF} . The low dropout voltage (V_{DO}) reduces the thermal power dissipation required by the device to regulate the output voltage at a given current level, thereby improving system efficiency. These features combine to make this device a good approximation of an ideal voltage source.



 $V_{OUT} = V_{REF} \times (1 + R_1 / R_2).$

图 7-3. Simplified Regulation Circuit

7.3.1.2 AC and Transient Response

The LDO responds quickly to a transient (large-signal response) on the input supply (line transient) or the output current (load transient) resulting from the LDO high-input impedance and low output-impedance across frequency. This same capability also means that the LDO has a high power-supply rejection ratio (PSRR) and, when coupled with a low internal noise-floor (V_n) , the LDO approximates an ideal power supply in ac (small-signal) and large-signal conditions.

The choice of external component values optimizes the small- and large-signal response. The NR/SS capacitor $(C_{NR/SS})$ and feed-forward capacitor (C_{FF}) easily reduce the device noise floor and improve PSRR; see the Optimizing Noise and PSRR section for more information on optimizing the noise and PSRR performance.

7.3.2 System Start-Up Features

In many different applications, the power-supply output must turn on within a specific window of time to either ensure proper operation of the load or to minimize the loading on the input supply or other sequencing requirements. The LDO start-up is well-controlled and user-adjustable, solving the demanding requirements faced by many power-supply design engineers in a simple fashion.

7.3.2.1 Programmable Soft Start (NR/SS)

Soft start directly controls the output start-up time and indirectly controls the output current during start-up (inrush current).

The external capacitor at the NR/SS pin ($C_{NR/SS}$) sets the output start-up time by setting the rise time of the internal reference ($V_{NR/SS}$), as illustrated in $\boxed{8}$ 7-4.






图 7-4. Simplified Soft-Start Circuit

7.3.2.2 Internal Sequencing

Controlling when a single power supply turns on can be difficult in a power distribution network (PDN) because of the high power levels inherent in a PDN, and the variations between all of the supplies. The LDO turnon and turnoff time is set by the enable circuit (EN) and undervoltage lockout circuits (UVLO_{1,2(IN)} and UVLO_{BIAS}), as shown in \boxtimes 7-5 and \gtrapprox 7-2.



图 7-5. Simplified Turnon Control

表 7-2. Internal Sequencing Functionality Table

INPUT VOLTAGE	BIAS VOLTAGE	ENABLE STATUS	LDO STATUS	ACTIVE DISCHARGE	POWER GOOD	
	V> V	EN = 1	On	Off	PG = 1 when V _{OUT} ≥ V _{IT(PG)}	
$V_{IN} \geqslant V_{UVLO_1,2(IN)}$ $V_{IN} < V_{UVLO_1,2(IN)} - V_{HYS1,2(IN)}$	$V_{BIAS} \geqslant V_{UVLO(BIAS)}$	EN = 0	Off	On		
	V _{BIAS} < V _{UVLO(BIAS)} +V _{HYS(BIAS)}		Off		DC = 0	
	BIAS = don't care	EN = don't care	Off	On ⁽¹⁾	PG = 0	
IN = don't care	$V_{BIAS} \geqslant V_{UVLO(BIAS)}$		Off			

(1) The active discharge remains on as long as V_{IN} or V_{BIAS} provides enough headroom for the discharge circuit to function.

7.3.2.2.1 Enable (EN)

The enable signal (V_{EN}) is an active-high digital control that enables the LDO when the enable voltage is past the rising threshold $(V_{EN} \geqslant V_{IH(EN)})$ and disables the LDO when the enable voltage is below the falling threshold $(V_{EN} \leqslant V_{IL(EN)})$. The exact enable threshold is between $V_{IH(EN)}$ and $V_{IL(EN)}$ because EN is a digital control. Connect EN to V_{IN} if enable functionality is not desired.

Product Folder Links: TPS7A84A

28

7.3.2.2.2 Undervoltage Lockout (UVLO) Control

The UVLO circuits respond quickly to glitches on IN or BIAS and attempts to disable the output of the device if either of these rails collapse.

The local input capacitance prevents severe brownouts in most applications; see the *Undervoltage Lockout* (*UVLO*) section for more details.

7.3.2.2.3 Active Discharge

When either EN or UVLO is low, the device connects a resistor of several hundred ohms from V_{OUT} to GND, discharging the output capacitance.

Do not rely on the active discharge circuit for discharging large output capacitors when the input voltage drops below the targeted output voltage. Current flows from the output to the input (reverse current) when $V_{OUT} > V_{IN}$, which can cause damage to the device (when $V_{OUT} > V_{IN} + 0.3 \text{ V}$); see the *Reverse Current Protection* section for more details.

7.3.2.3 Power-Good Output (PG)

The PG signal provides an easy solution to meet demanding sequencing requirements because PG signals when the output nears its nominal value. PG can be used to signal other devices in a system when the output voltage is near, at, or above the set output voltage $(V_{OUT(nom)})$. A simplified schematic is shown in $\boxed{8}$ 7-6.

The PG signal is an open-drain digital output that requires a pullup resistor to a voltage source and is active high. The PG circuit sets the PG pin into a high-impedance state to indicate that the power is good.

Using a large feed-forward capacitor (C_{FF}) delays the output voltage and, because the PG circuit monitors the FB pin, the PG signal can indicate a false positive. A simple solution to this scenario is to use an external voltage detector device, such as the TPS3890; see the *Feed-Forward Capacitor* (C_{FF}) section for more information.




图 7-6. Simplified PG Circuit

7.3.3 Internal Protection Features

In many applications, fault events can occur that damage devices in the system. Short circuits and excessive heat are the most common fault events for power supplies. The TPS7A84A implements circuitry to protect the device and its load during these events. Continuously operating in these fault conditions or above a junction temperature of 125°C is not recommended because the long-term reliability of the device is reduced.

7.3.3.1 Foldback Current Limit (I_{CL})

The internal current limit circuit is used to protect the LDO against high load-current faults or shorting events. During a current-limit event, the LDO sources constant current; therefore, the output voltage falls with decreased load impedance. Thermal shutdown can activate during a current limit event because of the high power dissipation typically found in these conditions. To ensure proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

7.3.3.2 Thermal Protection (T_{sd})

The thermal shutdown circuit protects the LDO against excessive heat in the system, either resulting from current limit or high ambient temperature.

The output of the LDO turns off when the LDO temperature (junction temperature, T_J) exceeds the rising thermal shutdown temperature. The output turns on again after T_J decreases below the falling thermal shutdown temperature.

A high power dissipation across the device, combined with a high ambient temperature (T_A), can cause T_J to be greater than or equal to T_{sd} , triggering the thermal shutdown and causing the output to fall to 0 V. The LDO can cycle on and off when thermal shutdown is reached under these conditions.

7.4 Device Functional Modes

 $ilde{\mathcal{R}}$ 7-3 provides a quick comparison between the regulation and disabled operation.

表 7-3. Device Functional Modes Comparison

	<u> </u>									
OPERATING MODE	PARAMETER									
	V _{IN}	V _{BIAS}	EN	I _{OUT}	TJ					
Regulation ⁽¹⁾	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{BIAS} \geqslant V_{UVLO(BIAS)}^{(3)}$	V _{EN} > V _{IH(EN)}	I _{OUT} < I _{CL}	$T_{J} \leqslant T_{J(maximum)}$					
Disabled ⁽²⁾	$V_{IN} < V_{UVLO_1,2(IN)}$	V _{BIAS} < V _{UVLO(BIAS)}	$V_{EN} < V_{IL(EN)}$		$T_J > T_{sd}$					
Current limit operation				I _{OUT} ≥ I _{CL}						

- (1) All table conditions must be met.
- (2) The device is disabled when any condition is met.
- (3) V_{BIAS} only required for $V_{IN} < 1.4 \text{ V}$.

7.4.1 Regulation

The device regulates the output to the nominal output voltage when all the conditions in $\frac{1}{8}$ 7-3 are met.

7.4.2 Disabled

When disabled, the pass device is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor from the output to ground. See the *Active Discharge* section for additional information.

Product Folder Links: TPS7A84A

30

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

8.1.1 External Component Selection

8.1.1.1 Adjustable Operation

The TPS7A84A can be used either with the internal ANY-OUT network or by using external resistors. Using the ANY-OUT network allows the TPS7A8400A to be programmed from 0.8 V to 3.95 V and from 0.5 V to 2.075 V for the TPS7A8401A. For an output voltage range greater than 2.075 V for the TPS7A8401A and 3.95 V for the TPS7A8400A and up to 5.15 V, external resistors must be used. This configuration is referred to as the adjustable configuration of the TPS7A84A throughout this document. The output voltage is set by two resistors, as shown in 8-1.0.75% accuracy can be achieved with an external BIAS for V_{IN} lower than 2.2 V.




图 8-1. Adjustable Operation

$$V_{OUT} = V_{NR/SS} \times (1 + R_1 / R_2)$$
 (1)



表 8-1 shows the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

表 8-1. Recommended Feedback-Resistor Values (TPS7A8400A)(1)

TARGETED OUTPUT VOLTAGE	FEEDBACK RE	CALCULATED OUTPUT	
(V)	R ₁ (kΩ)	R ₂ (kΩ)	VOLTAGE (V)
0.9	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.798
1.90	12.1	8.87	1.89
2.50	12.4	5.9	2.48
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.5	11.8	2.55	4.502
5.00	12.4	2.37	4.985

⁽¹⁾ R_1 is connected from OUT to FB; R_2 is connected from FB to GND.

表 8-2. Recommended Feedback-Resistor Values (TPS7A8401A)(1)

TARGETED OUTPUT VOLTAGE	FEEDBACK RES	CALCULATED OUTPUT			
(V)	$R_1 (k \Omega)$	$R_2(k\Omega)$	VOLTAGE (V)		
0.6	11	54.9	0.600		
0.7	10.2	25.5	0.700		
0.75	10	20	0.750		
0.8	10.7	17.8	0.800		
0.9	11	13.7	0.901		
1.0	9.09	9.09	1.000		
1.05	11	10	1.050		
1.1	10.7	8.87	1.103		
1.2	9.31	6.65	1.200		
1.5	11	5.49	1.502		
1.8	10.2	3.92	1.801		
3.30	10.7	1.91	3.301		
5.00	10.2	1.13	5.013		

8.1.1.2 ANY-OUT Programmable Output Voltage

The TPS7A84A can use either external resistors or the internally-matched ANY-OUT feedback resistor network to set output voltage. The ANY-OUT resistors are accessible via pin 2 and pins 5 to 11 and are used to program the regulated output voltage. Each pin is can be connected to ground (active) or left open (floating), or connected to SNS. ANY-OUT programming is set by 方程式 2 as the sum of the internal reference voltage (V_{NR/SS} = 0.8 V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, for the TPS7A8400A, 50mV (pin 5), 100mV (pin 6), 200mV (pin 7), 400mV (pin 9), 800mV (pin 10), or 1.6V (pin 11), and for the TPS7A8401A, 25mV (pin 5), 50mV (pin 6), 100mV (pin 7), 200mV (pin 9), 400mV (pin 10), or 800mV (pin 11). 表 8-3 summarizes these voltage values associated with each active pin setting for reference. By leaving all

Product Folder Links: TPS7A84A

program pins open or floating, the output is thereby programmed to the minimum possible output voltage equal to V_{FB} .

$$V_{OUT} = V_{NR/SS} + (\Sigma \text{ ANY-OUT Pins to Ground})$$
 (2)

表 8-3. ANY-OUT Programmable Output Voltage (RGR Package)

ADDITIVE OUTPUT VOLTAGE LEVEL	ADDITIVE QUITDUT VOLTAGE LEVEL			
(TPS7A8400A)	ADDITIVE OUTPUT VOLTAGE LEVEL (TPS7A8401A)			
50 mV	25 mV			
100 mV	50 mV			
200 mV	100 mV			
400 mV	200 mV			
800 mV	400 mV			
1.6 V	800 mV			
	(TPS7A8400A) 50 mV 100 mV 200 mV 400 mV			

表 8-4 and 表 8-5 provide a full list of target output voltages and corresponding pin settings when the ANY-OUT pins are only tied to ground or left floating. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 0.8 V to 3.95 V in 50-mV steps for the TPS7A8400A and from 0.5 V to 2.075 V for the TPS7A8401A in 25-mV steps when tying these pins to ground. There are several alternative ways to set the output voltage. The program pins can be driven using external general-purpose input/output pins (GPIOs), manually connected using 0- Ω resistors (or left open), or hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. As with the adjustable operation, the output voltage is set according to except that R₁ and R₂ are internally integrated and matched for higher accuracy. Tying any of the ANY-OUT pins to SNS can increase the resolution of the internal feedback network by lowering the value of R₁. See the *Increasing ANY-OUT Resolution for LILO Conditions* section for additional information.

$$V_{OUT} = V_{NR/SS} \times (1 + R_1 / R_2) \tag{3}$$

Note

For output voltages greater than 3.95 V, use a traditional adjustable configuration (see the *Adjustable Operation* section).



表 8-4. TPS7A8400A User-Configurable Output Voltage Settings

表 8-4. IPS/A8400A User-Configurable Output Voltage Settings													
V _{OUT(NOM)} (V)	50mV	100mV	200mV	400mV	800mV	1.6V	V _{OUT(NOM)} (V)	50mV	100mV	200mV	400mV	800mV	1.6V
0.80	Open	Open	Open	Open	Open	Open	2.40	Open	Open	Open	Open	Open	GND
0.85	GND	Open	Open	Open	Open	Open	2.45	GND	Open	Open	Open	Open	GND
0.90	Open	GND	Open	Open	Open	Open	2.50	Open	GND	Open	Open	Open	GND
0.95	GND	GND	Open	Open	Open	Open	2.55	GND	GND	Open	Open	Open	GND
1.00	Open	Open	GND	Open	Open	Open	2.60	Open	Open	GND	Open	Open	GND
1.05	GND	Open	GND	Open	Open	Open	2.65	GND	Open	GND	Open	Open	GND
1.10	Open	GND	GND	Open	Open	Open	2.70	Open	GND	GND	Open	Open	GND
1.15	GND	GND	GND	Open	Open	Open	2.75	GND	GND	GND	Open	Open	GND
1.20	Open	Open	Open	GND	Open	Open	2.80	Open	Open	Open	GND	Open	GND
1.25	GND	Open	Open	GND	Open	Open	2.85	GND	Open	Open	GND	Open	GND
1.30	Open	GND	Open	GND	Open	Open	2.90	Open	GND	Open	GND	Open	GND
1.35	GND	GND	Open	GND	Open	Open	2.95	GND	GND	Open	GND	Open	GND
1.40	Open	Open	GND	GND	Open	Open	3.00	Open	Open	GND	GND	Open	GND
1.45	GND	Open	GND	GND	Open	Open	3.05	GND	Open	GND	GND	Open	GND
1.50	Open	GND	GND	GND	Open	Open	3.10	Open	GND	GND	GND	Open	GND
1.55	GND	GND	GND	GND	Open	Open	3.15	GND	GND	GND	GND	Open	GND
1.60	Open	Open	Open	Open	GND	Open	3.20	Open	Open	Open	Open	GND	GND
1.65	GND	Open	Open	Open	GND	Open	3.25	GND	Open	Open	Open	GND	GND
1.70	Open	GND	Open	Open	GND	Open	3.30	Open	GND	Open	Open	GND	GND
1.75	GND	GND	Open	Open	GND	Open	3.35	GND	GND	Open	Open	GND	GND
1.80	Open	Open	GND	Open	GND	Open	3.40	Open	Open	GND	Open	GND	GND
1.85	GND	Open	GND	Open	GND	Open	3.45	GND	Open	GND	Open	GND	GND
1.90	Open	GND	GND	Open	GND	Open	3.50	Open	GND	GND	Open	GND	GND
1.95	GND	GND	GND	Open	GND	Open	3.55	GND	GND	GND	Open	GND	GND
2.00	Open	Open	Open	GND	GND	Open	3.60	Open	Open	Open	GND	GND	GND
2.05	GND	Open	Open	GND	GND	Open	3.65	GND	Open	Open	GND	GND	GND
2.10	Open	GND	Open	GND	GND	Open	3.70	Open	GND	Open	GND	GND	GND
2.15	GND	GND	Open	GND	GND	Open	3.75	GND	GND	Open	GND	GND	GND
2.20	Open	Open	GND	GND	GND	Open	3.80	Open	Open	GND	GND	GND	GND
2.25	GND	Open	GND	GND	GND	Open	3.85	GND	Open	GND	GND	GND	GND
2.30	Open	GND	GND	GND	GND	Open	3.90	Open	GND	GND	GND	GND	GND
2.35	GND	GND	GND	GND	GND	Open	3.95	GND	GND	GND	GND	GND	GND

Product Folder Links: TPS7A84A

www.ti.com.cn

表 8-5. TPS7A8401A User-Configurable Output Voltage Settings

表 6-5. 1P5/A6401A Oser-Comigurable Output Voltage Settings													
V _{OUT(NOM)} (V)	25mV	50mV	100mV	200mV	400mV	800mV	V _{OUT(NOM)} (V)	25mV	50mV	100mV	200mV	400mV	800mV
0.500	Open	Open	Open	Open	Open	Open	1.300	Open	Open	Open	Open	Open	GND
0.525	GND	Open	Open	Open	Open	Open	1.325	GND	Open	Open	Open	Open	GND
0.550	Open	GND	Open	Open	Open	Open	1.350	Open	GND	Open	Open	Open	GND
0.575	GND	GND	Open	Open	Open	Open	1.375	GND	GND	Open	Open	Open	GND
0.600	Open	Open	GND	Open	Open	Open	1.400	Open	Open	GND	Open	Open	GND
0.625	GND	Open	GND	Open	Open	Open	1.425	GND	Open	GND	Open	Open	GND
0.650	Open	GND	GND	Open	Open	Open	1.450	Open	GND	GND	Open	Open	GND
0.675	GND	GND	GND	Open	Open	Open	1.475	GND	GND	GND	Open	Open	GND
0.700	Open	Open	Open	GND	Open	Open	1.500	Open	Open	Open	GND	Open	GND
0.725	GND	Open	Open	GND	Open	Open	1.525	GND	Open	Open	GND	Open	GND
0.750	Open	GND	Open	GND	Open	Open	1.550	Open	GND	Open	GND	Open	GND
0.775	GND	GND	Open	GND	Open	Open	1.575	GND	GND	Open	GND	Open	GND
0.800	Open	Open	GND	GND	Open	Open	1.600	Open	Open	GND	GND	Open	GND
0.825	GND	Open	GND	GND	Open	Open	1.625	GND	Open	GND	GND	Open	GND
0.850	Open	GND	GND	GND	Open	Open	1.650	Open	GND	GND	GND	Open	GND
0.875	GND	GND	GND	GND	Open	Open	1.675	GND	GND	GND	GND	Open	GND
0.900	Open	Open	Open	Open	GND	Open	1.700	Open	Open	Open	Open	GND	GND
0.925	GND	Open	Open	Open	GND	Open	1.725	GND	Open	Open	Open	GND	GND
0.950	Open	GND	Open	Open	GND	Open	1.750	Open	GND	Open	Open	GND	GND
0.975	GND	GND	Open	Open	GND	Open	1.775	GND	GND	Open	Open	GND	GND
1.000	Open	Open	GND	Open	GND	Open	1.800	Open	Open	GND	Open	GND	GND
1.025	GND	Open	GND	Open	GND	Open	1.825	GND	Open	GND	Open	GND	GND
1.050	Open	GND	GND	Open	GND	Open	1.850	Open	GND	GND	Open	GND	GND
1.075	GND	GND	GND	Open	GND	Open	1.875	GND	GND	GND	Open	GND	GND
1.100	Open	Open	Open	GND	GND	Open	1.900	Open	Open	Open	GND	GND	GND
1.125	GND	Open	Open	GND	GND	Open	1.925	GND	Open	Open	GND	GND	GND
1.150	Open	GND	Open	GND	GND	Open	1.950	Open	GND	Open	GND	GND	GND
1.175	GND	GND	Open	GND	GND	Open	1.975	GND	GND	Open	GND	GND	GND
1.200	Open	Open	GND	GND	GND	Open	2.000	Open	Open	GND	GND	GND	GND
1.225	GND	Open	GND	GND	GND	Open	2.025	GND	Open	GND	GND	GND	GND
1.250	Open	GND	GND	GND	GND	Open	2.050	Open	GND	GND	GND	GND	GND
1.275	GND	GND	GND	GND	GND	Open	2.075	GND	GND	GND	GND	GND	GND



8.1.1.3 ANY-OUT Operation

Considering the use of the ANY-OUT internal network (where the unit resistance of 1R, see , is equal to 6.05 k Ω) the output voltage is set by grounding the appropriate control pins, as shown in 图 8-2. When grounded, all control pins add a specific voltage on top of the internal reference voltage (V_{NR/SS} = 0.8 V). The output voltage can be calculated by 方程式 4 and 方程式 5. 图 8-2 and 图 8-3 show a 0.9-V output voltage, respectively, that provide an example of the circuit usage with and without bias voltage.




图 8-2. ANY-OUT Configuration Circuit (TPS7A8400A) (3.3-V Output, No External Bias)




图 8-3. ANY-OUT Configuration Circuit (0.9-V, 0.55-V Output with Bias)

$$V_{OUT(nom)} = V_{NR/SS} + 0.1 V = 0.8 V + 0.1 V = 0.9 V$$
 (5)

8.1.1.4 Increasing ANY-OUT Resolution for LILO Conditions

As with the adjustable operation, the output voltage is set according to 5 Results 3, except that R₁ and R₂ are internally integrated and matched for higher accuracy. Tying any of the ANY-OUT pins to SNS can increase the resolution of the internal feedback network by lowering the value of R₁. One of the more useful pin combinations is to tie the 800mV pin to SNS, which reduces the resolution by 50% to 25 mV but limits the range. The new ANY-OUT ranges are 0.8 V to 1.175 V and 1.6 V to 1.975 V. The new additive output voltage levels are listed in $\frac{1}{2}$ 8-6.

表 8-6. ANY-OUT Programmable Output Voltage With 800 mV Tied to SNS (TPS7A8400A)

ANY-OUT PROGRAM PINS (Active Low)	ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 5 (50mV)	25 mV
Pin 6 (100mV)	50 mV
Pin 7 (200mV)	100 mV
Pin 9 (400mV)	200 mV
Pin 11 (1.6V)	800 V

8.1.1.5 Current Sharing

There are two main current sharing implementations:

- 1. Through the use of external operational amplifiers. For more details, see the *Current-Sharing Dual LDOs* and *6 A Current-Sharing Dual LDO* reference guides.
- 2. Through the use of external ballast resistors. For more details of this implementation, see the *High-Current Low-Noise Parallel LDO* reference design.

8.1.1.6 Recommended Capacitor Types

The TPS7A84A is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature; derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high V_{IN} and V_{OUT} conditions (for example, V_{IN} = 5.6 V to V_{OUT} = 5.15 V) the derating can be greater than 50% and must be taken into consideration.

8.1.1.7 Input and Output Capacitor Requirements (C_{IN} and C_{OUT})

The TPS7A84A is designed and characterized for operation with ceramic capacitors of 47 μ F or greater (22 μ F or greater of capacitance) at the output and 10 μ F or greater (5 μ F or greater of capacitance) at the input. Using at least a 47- μ F capacitor is highly recommended at the input to minimize input impedance. Place the input and output capacitors as near as practical to the respective input and output pins to minimize trace parasitic. If the trace inductance from the input supply to the TPS7A84A is high, a fast current transient can cause V_{IN} to ring above the absolute maximum voltage rating and damage the device. This situation can be mitigated by additional input capacitors to dampen the ringing and to keep it below the device absolute maximum ratings.

A combination of multiple output capacitors boosts the high-frequency PSRR as shown in several of the PSRR curves. The combination of one 0805-sized, 47-µF ceramic capacitor in parallel with two 0805-sized,

10- μ F ceramic capacitors with a sufficient voltage rating in conjunction with the PSRR boost circuit optimizes PSRR for the frequency range of 400 kHz to 700 kHz, a typical range for dc-dc supply switching frequency. This 47- μ F \parallel 10- μ F \parallel 10- μ F combination also ensures that at high input voltage and high output voltage configurations, the minimum effective capacitance is met. Many 0805-sized, 47- μ F ceramic capacitors have a voltage derating of approximately 60% to 80% at 5.15 V, so the addition of the two 10- μ F capacitors ensures that the capacitance is at or above 25 μ F.

8.1.1.8 Feed-Forward Capacitor (CFF)

Although a feed-forward capacitor (C_{FF}) from the FB pin to the OUT pin is not required to achieve stability, a 10-nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance C_{FF} can be used; however, the start-up time is longer, and the PG signal can incorrectly indicate that the output voltage is settled. For a detailed description, see *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*.

8.1.1.9 Noise-Reduction and Soft-Start Capacitor (C_{NR/SS})

The TPS7A84A features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ($C_{NR/SS}$). The use of an external $C_{NR/SS}$ is highly recommended, especially to minimize in-rush current into the output capacitors. This soft-start eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output also reduces peak in-rush current during start-up, minimizing start-up transients to the input power bus.

To achieve a monotonic start-up, the TPS7A84A error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage approaches the internal reference. The soft-start ramp time depends on the soft-start charging current ($I_{NR/SS}$), the soft-start capacitance ($C_{NR/SS}$), and the internal reference ($V_{NR/SS}$). Soft-start ramp time can be calculated with 方程式 6:

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS}$$
(6)

I_{NR/SS} is provided in the *Electrical Characteristics: General* table in the *Specifications* section.

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low-pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, thereby reducing the device noise floor. The LPF is a single-pole filter and the cutoff frequency can be calculated with 方程式 7. The typical value of $R_{NR/SS}$ is 250 k Ω . Increasing the $C_{NR/SS}$ capacitor has a greater affect because the output voltage increases when the noise from the reference is gained up even more at higher output voltages. For low-noise applications, a 10-nF to 1- μ F $C_{NR/SS}$ is recommended. Note that as a $C_{NR/SS}$ capacitor gets larger, the capacitor leakage will increase causing longer than expected start-up time.

$$f_{\text{cutoff}} = 1/\left(2 \times \pi \times R_{\text{NR/SS}} \times C_{\text{NR/SS}}\right) \tag{7}$$

8.1.2 Start-Up

8.1.2.1 Circuit Soft-Start Control (NR/SS)

Each output of the device features a user-adjustable, monotonic, voltage-controlled soft-start that is set with an external capacitor ($C_{NR/SS}$). This soft-start eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, thus minimizing start-up transients to the input power bus.

The output voltage (V_{OUT}) rises proportionally to $V_{NR/SS}$ during start-up as the LDO regulates so that the feedback voltage equals the NR/SS voltage ($V_{FB} = V_{NR/SS}$). As such, the time required for $V_{NR/SS}$ to reach its nominal value determines the rise time of V_{OUT} (start-up time).

Not using a noise-reduction capacitor on the NR/SS pin may result in output voltage overshoot of approximately 10%. Using a capacitor on the NR/SS pin minimizes the overshoot.

Values for the soft-start charging currents are provided in the *Electrical Characteristics: General* table in the *Specifications* section.

8.1.2.1.1 Inrush Current

Inrush current is defined as the current into the LDO at the IN pin during start-up. Inrush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, this soft-start current can be estimated by 方程式 8:

$$I_{OUT}(t) = \left(\frac{C_{OUT} \times dV_{OUT}(t)}{dt}\right) + \left(\frac{V_{OUT}(t)}{R_{LOAD}}\right)$$
(8)

where:

- V_{OUT}(t) is the instantaneous output voltage of the turnon ramp
- dV_{OUT}(t) / dt is the slope of the V_{OUT} ramp
- · R_{LOAD} is the resistive load impedance

8.1.2.2 Undervoltage Lockout (UVLO)

The UVLO circuits ensure that the device stays disabled before its input or bias supplies reach the minimum operational voltage range, and ensures that the device properly shuts down when either the input or bias supply collapses.

图 8-4 and 表 8-7 explain one of the UVLO circuits being triggered to various input voltage events, assuming $V_{EN} \ge V_{IH(EN)}$.




图 8-4. Typical UVLO Operation

表 8-7. Typical UVLO Operation Description

REGION	EVENT	V _{OUT} STATUS	COMMENT
А	Turnon, $V_{IN} \geqslant V_{UVLO_1,2(IN)}$ and $V_{BIAS} \geqslant V_{UVLO(BIAS)}$	Off	Start-up
В	Regulation	On	Regulates to target V _{OUT}
С		On	The output can fall out of regulation but the device is still enabled.
D	Regulation	On	Regulates to target V _{OUT}
E	Brownout, $V_{IN} < V_{UVLO_1,2(IN)}$ - $V_{HYS_1,2(IN)}$ or $V_{BIAS} \ge V_{UVLO(BIAS)}$ - $V_{HYS(BIAS)}$	Off	The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO fault is removed when either the IN or BIAS UVLO rising threshold is reached by the input or bias voltage and a normal start-up then follows.
F	Regulation	On	Regulates to target V _{OUT}
G		Off	The output falls because of the load and active discharge circuit.

Copyright © 2021 Texas Instruments Incorporated

Similar to many other LDOs with this feature, the UVLO circuits take a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLO to assert for a short time; however, the UVLO circuits do not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLO circuits are not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum V_{IN} .

8.1.2.3 Power-Good (PG) Function

The PG circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. The PG circuit asserts whenever FB, V_{IN} , or EN are below their thresholds. The PG operation versus the output voltage is shown in 8.5, which is described by 8.5.




图 8-5. Typical PG Operation

yes or typical to operation accomplish									
REGION	EVENT	PG STATUS	FB VOLTAGE						
A	Turnon	0	V _{FB} < V _{IT(PG)} + V _{HYS(PG)}						
В	Regulation	Hi-Z							
С	Output voltage dip	Hi-Z	$V_{FB} \geqslant V_{IT(PG)}$						
D	Regulation	Hi-Z							
E	Output voltage dip	0	V _{FB} < V _{IT(PG)}						
F	Regulation	Hi-Z	$V_{FB} \geqslant V_{IT(PG)}$						
G	Turnoff	0	V _{FB} < V _{IT(PG)}						

表 8-8. Typical PG Operation Description

The PG pin is open-drain, and connecting a pullup resistor to an external supply enables others devices to receive Power Good as a logic signal that can be used for sequencing. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device or devices.

To ensure proper operation of the PG circuit, the pullup resistor value must be from 10 k Ω and 100 k Ω . The lower limit of 10 k Ω results from the maximum pulldown strength of the PG transistor, and the upper limit of 100 k Ω results from the maximum leakage current at the PG node. If the pullup resistor is outside of this range, then the PG signal may not read a valid digital logic level.

Using a large C_{FF} with a small $C_{NR/SS}$ causes the PG signal to incorrectly indicate that the output voltage has settled during turnon. The C_{FF} time constant must be greater than the soft-start time constant to ensure proper operation of the PG during start-up. For a detailed description, see *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*.

The state of PG is only valid when the device operates above the minimum supply voltage. During short brownout events and at light loads, PG does not assert because the output voltage (therefore V_{FB}) is sustained by the output capacitance.

8.1.3 AC and Transient Performance

LDO ac performance includes power-supply-rejection ratio, output-current transient response, and output noise. These metrics are primarily a function of open-loop gain, bandwidth, and phase margin that control the closed-loop input and output impedance of the LDO. The output noise is primarily a result of the reference and error amplifier noise.

8.1.3.1 Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control loop rejects signals from V_{IN} to V_{OUT} across the frequency spectrum (usually 10 Hz to 10 MHz). 方程式 9 gives the PSRR calculation as a function of frequency for the input signal $[V_{IN}(f)]$ and output signal $[V_{OUT}(f)]$.

$$PSRR(dB) = 20Log_{10}\left(\frac{V_{IN}(f)}{V_{OUT}(f)}\right)$$
(9)

Even though PSRR is a loss in signal amplitude, PSRR is shown as positive values in decibels (dB) for convenience.

A simplified diagram of PSRR versus frequency is shown in \bigset{8-6}.




图 8-6. Power-Supply Rejection Ratio Diagram

An LDO is often employed not only as a dc-dc regulator, but also to provide exceptionally clean power-supply voltages that exhibit ultra-low noise and ripple to sensitive system components. This usage is especially true for the TPS7A84A.

The TPS7A84A features an innovative circuit to boost the PSRR from 200 kHz to 1 MHz; see 🖺 6-1. To achieve the maximum benefit of this PSRR boost circuit, TI recommends using a capacitor with a minimum impedance in the 100-kHz to 1-MHz band.

Copyright © 2021 Texas Instruments Incorporated

8.1.3.2 Output Voltage Noise

The TPS7A84A is designed for system applications where minimizing noise on the power-supply rail is critical to system performance. For example, the TPS7A84A can be used in a phase-locked loop (PLL)-based clocking circuit can be used for minimum phase noise, or in test and measurement systems where even small power-supply noise fluctuations reduce system dynamic range.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker noise, or 1/f noise and dominates at lower frequencies as a function of 1/f). 8 8-7 shows a simplified output voltage noise density plot versus frequency.




图 8-7. Output Voltage Noise Diagram

For further details, see the *How to Measure LDO Noise* white paper.

8.1.3.3 Optimizing Noise and PSRR

The ultra-low noise floor and PSRR of the device can be improved in several ways, as described in 表 8-9.

		NOISE		PSRR				
PARAMETER	LOW- FREQUENCY	MID- FREQUENCY	HIGH- FREQUENCY	LOW- FREQUENCY	MID- FREQUENCY	HIGH- FREQUENCY		
C _{NR/SS}	+++	No effect	No effect	+++	+	No effect		
C _{FF}	++	+++	+	++	+++	+		
C _{OUT}	No effect	+	+++	No effect	+	+++		
V _{IN} - V _{OUT}	+	+	+	+++	+++	++		
PCB layout	++	++	+	+	+++	+++		

表 8-9. Effect of Various Parameters on AC Performance^{(1) (2)}

- (1) The number of +'s indicates the improvement in noise or PSRR performance by increasing the parameter value.
- (2) Shaded cells indicate the easiest improvement to noise or PSRR performance.

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low-pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, thereby minimizing the output voltage noise floor. The LPF is a single-pole filter, and the cutoff frequency can be calculated with 方程式 10. The typical value of $R_{NR/SS}$ is 250 k Ω . The effect of the $C_{NR/SS}$ capacitor increases when $V_{OUT(nom)}$ increases because the noise from the reference is gained up when the output voltage increases. For low-noise applications, TI recommends a 10-nF to 10- μ F $C_{NR/SS}$.

$$f_{\text{cutoff}} = 1 / (2 \times \pi \times R_{\text{NR/SS}} \times C_{\text{NR/SS}})$$
(10)

The feed-forward capacitor reduces output voltage noise by filtering out the mid-band frequency noise. The feed-forward capacitor can be optimized by placing a pole-zero pair near the edge of the loop bandwidth and pushing out the loop bandwidth, thus improving mid-band PSRR.

A larger C_{OUT} or multiple output capacitors reduces high-frequency output voltage noise and PSRR by reducing the high-frequency output impedance of the power supply.

Additionally, a higher input voltage improves the noise and PSRR because greater headroom is provided for the internal circuits. However, a high power dissipation across the die increases the output noise because of the increase in junction temperature.

Good PCB layout improves the PSRR and noise performance by providing heat sinking at low frequencies and isolating V_{OLT} at high frequencies.

表 8-10 lists the output voltage noise for the 10-Hz to 100-kHz band at a 5-V output for a variety of conditions with an input voltage of 5.5 V and a load current of 3 A. The 5-V output was chosen as a worst-case nominal operation for output voltage noise.

OUTPUT VOLTAGE NOISE (µV _{RMS})	C _{NR/SS} (nF)	C _{FF} (nF)	C _{OUT} (μF)
11.7	10	10	47 10 10
7.7	100	10	47 10 10
6	100	100	47 10 10
7.4	100	10	1000
5.8	100	100	1000

表 8-10. Output Noise Voltage at a 5-V Output (TPS7A8400A)

8.1.3.3.1 Charge Pump Noise

The device internal charge pump generates a minimal amount of noise, as shown in 图 8-8.

Using a bias rail minimizes the internal charge-pump noise when the internal voltage is clamped, thereby reducing the overall output noise floor.

The high-frequency components of the output voltage noise density curve are filtered out in most applications by using 10-nF to 100-nF bypass capacitors close to the load. Using a ferrite bead between the LDO output and the load input capacitors forms a pi-filter, further reducing the high-frequency noise contribution.




图 8-8. Charge Pump Noise

8.1.3.4 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in 图 8-9 are broken down in this section and are described in 表 8-11. Regions A, E, and H are where the output voltage is in steady-state.




图 8-9. Load Transient Waveform

表 8-11. Load Transient Waveform Description	表 8-11. Lc	oad Transien	t Waveform	Description
---	------------	--------------	------------	-------------

	-pc • · · · -	oua manoroni mavoronii Boodi puon
REGION	DESCRIPTION	COMMENT
А	Regulation	Regulation
В	Output current ramping	Initial voltage dip is a result of the depletion of the output capacitor charge.
С	LDO responding to transient	Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation.
D	Reaching thermal equilibrium	At high load currents the LDO takes some time to heat up. During this time the output voltage changes slightly.
E	Regulation	Regulation
F	Output current ramping	Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase.
G	LDO responding to transient	Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor.
Н	Regulation	Regulation

The transient response peaks $(V_{OUT(max)})$ and $V_{OUT(min)}$ are improved by using more output capacitance; however, doing so slows down the recovery time (W_{rise}) and W_{fall} . 8-10 illustrates these parameters during a load transient, with a given pulse duration (PW) and current levels $(I_{OUT(LO)})$ and $I_{OUT(HI)}$.

Product Folder Links: TPS7A84A




图 8-10. Simplified Load Transient Waveform

8.1.4 DC Performance

8.1.4.1 Output Voltage Accuracy (V_{OUT})

The device features an output voltage accuracy of 0.75% maximum, with BIAS, that includes the errors introduced by the internal reference, load regulation, line regulation, and operating temperature as specified by the *Electrical Characteristics* tables in the *Specifications* section. Output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent.

8.1.4.2 Dropout Voltage (V_{DO})

Generally speaking, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$) that is required for regulation. When V_{IN} drops below the required V_{DO} for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch, as shown in 8-11.




图 8-11. Dropout Voltage versus Output Current

Dropout voltage is affected by the drive strength for the gate of the pass element, which is nonlinear with respect to V_{IN} on this device because of the internal charge pump. Dropout voltage increases exponentially when the input voltage nears its maximum operating voltage because the charge pump multiplies the input voltage by a factor of 4 and then is internally clamped to 8 V.

8.1.4.2.1 Behavior When Transitioning From Dropout Into Regulation

Some applications can have transients that place the LDO into dropout, such as slower ramps on V_{IN} for start-up or load transients. As with many other LDOs, the output can overshoot on recovery from these conditions.

A ramping input supply can cause an LDO to overshoot on start-up when the slew rate and voltage levels are in the right range, as shown in 8-12. This condition is easily avoided through either the use of an enable signal, or by increasing the soft-start time with $C_{SS/NR}$.




图 8-12. Start-Up Into Dropout

8.1.5 Sequencing Requirements

There is no sequencing requirement between the BIAS, IN, and EN pins in the TPS7A84A.

8.1.6 Negatively Biased Output

The TPS7A84A output can be negatively biased to the absolute maximum rating, without affecting start-up condition.

8.1.7 Reverse Current Protection

As with most LDOs, this device can be damaged by excessive reverse current.

Reverse current is current that flows through the body diode on the pass element instead of the normal conducting channel. This current flow, at high enough magnitudes, degrades long-term reliability of the device resulting from risks of electromigration and excess heat being dissipated across the device. If the current flow gets high enough, a latch-up condition can be entered.

Conditions where excessive reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} > V_{IN} + 0.3 \text{ V}$:

- If the device has a large C_{OUT} and the input supply collapses quickly with little or no load current,
- · The output is biased when the input supply is not established, or
- · The output is biased above the input supply.

If excessive reverse current flow is expected in the application, then external protection must be used to protect the device. 🛚 8-13 illustrates one approach of protecting the device.




图 8-13. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.1.8 Power Dissipation (P_D)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. P_D can be approximated using 方程式 11:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$(11)$$

An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{D} \tag{12}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$

$$(13)$$

Unfortunately, this thermal resistance ($_{\theta}$ JA) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The R $_{\theta}$ JA recorded in the *Thermal Information* table in the *Specifications* section is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, R $_{\theta}$ JA is actually the sum of the VQFN package junction-to-case (bottom) thermal resistance (R $_{\theta}$ JCbot) plus the thermal resistance contribution by the PCB copper.

8.1.8.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are given in the *Thermal Information* table in the *Specifications* section and are used in accordance with π π 14.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$
(14)

where:

- P_D is the power dissipated as explained in 方程式 11
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

8.1.8.2 Recommended Area for Continuous Operation (RACO)

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator can be separated into the following parts, shown in 8-14:

- Limited by dropout: Dropout voltage limits the minimum differential voltage between the input and the output
 (V_{IN} V_{OUT}) at a given output current level; see the *Dropout Voltage* (V_{DO}) section for more details.
- Limited by rated output current: The rated output current limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- Limited by thermals: The shape of the slope is given by 方程式 13. The slope is nonlinear because the junction temperature of the LDO is controlled by the power dissipation across the LDO; therefore, when V_{IN} V_{OUT} increases, the output current must decrease in order to ensure that the rated junction temperature of the device is not exceeded. Exceeding this rating can cause the device to fall out of specifications and reduces long-term reliability.
- Limited by $V_{\rm IN}$ range: The rated input voltage range governs both the minimum and maximum of $V_{\rm IN}$ $V_{\rm OUT}$.





图 8-14. Continuous Operation Slope Region Description

 \boxtimes 8-15 to \boxtimes 8-20 show the recommended area of operation curves for this device on a JEDEC-standard, high-K board with a R $_{\theta}$ JA = 43.4°C/W, as given in the *Thermal Information* table in the *Specifications* section.



8.2 Typical Applications

8.2.1 Low-Input, Low-Output (LILO) Voltage Conditions

The TPS7A8400A device uses the ANY-OUT configuration to regulate a 3-A load requiring good PSRR at high frequency with low-noise at 0.9 V using a 1.2-V input voltage and a 5-V bias supply. The schematic for this typical application circuit is provided in

8 8-21.




图 8-21. TPS7A84A Typical Application

8.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 8-12 as the input parameters.

PARAMETER	DESIGN REQUIREMENT
Input voltage	1.2 V, ±3%, provided by the dc-dc converter switching at 500 kHz
Bias voltage	5 V, ±5%
Output voltage	0.9 V, ±1%
Output current	3 A (maximum), 100 mA (minimum)
RMS noise, 10 Hz to 100 kHz	< 10 μV _{RMS}
PSRR at 500 kHz	> 40 dB
Start-up time	< 25 ms

表 8-12. TPS7A8400A Design Parameters

8.2.1.2 Detailed Design Procedure

At 3 A, the dropout of the TPS7A8400A has 180-mV maximum dropout over temperature, thus a 400-mV headroom is sufficient for operation over both input and output voltage accuracy. The bias rail is provided for better performance for the LILO conditions. The PSRR is greater than 40 dB in these conditions, and noise is less than 10 μ V_{RMS}, as per $\frac{1}{8}$ 8-12.

The ANY-OUT internal resistor network is also used for maximum accuracy.

To achieve 0.9 V on the output, the 100-mV pin is grounded. The voltage value of 100 mV is added to the 0.8-V internal reference voltage for $V_{OUT(nom)}$ equal to 0.9 V, as described in 方程式 15.

$$V_{OUT(nom)} = V_{NR/SS} + 0.1 V = 0.8 V + 0.1 V = 0.9 V$$
 (15)


Input and output capacitors are selected in accordance with the *External Component Selection* section. Ceramic capacitances of 47 μ F for the input and one 47- μ F capacitor in parallel with two 10- μ F capacitors for the output are selected.

To satisfy the required start-up time and still maintain low-noise performance, a 100-nF $C_{NR/SS}$ is selected. This value is calculated with 方程式 16.

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS}$$
(16)

At the 3-A maximum load, the internal power dissipation is 0.9 W and corresponds to a 39.06° C junction temperature rise for the RGR package on a standard JEDEC board. With an 55° C maximum ambient temperature, the junction temperature is at 94.06° C. To further minimize noise, a feed-forward capacitance (C_{FF}) of 10 nF is selected.

8.2.1.3 Application Curves



9 Power Supply Recommendations

The TPS7A84A device is designed to operate from an input voltage supply range from 1.1 V to 6.5 V. If the input supply is less than 1.4 V, then a bias rail of at least 3 V must be used. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR may help improve output noise performance.

Copyright © 2021 Texas Instruments Incorporated



10 Layout

10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to the input and output capacitors is strongly discouraged and negatively affects system performance. The grounding and layout scheme shown in 200 10-1 minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

TI also recommends a ground reference plane either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similarly to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

10.2 Layout Example




图 10-1. Example Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Models

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS7A8400A. The summary information for this fixture is shown in $\frac{1}{2}$ 11-1.

表 11-1. Design Kits and Evaluation Models

NAME	EVALUATION MODEL
TPS7A8400EVM-753 Evaluation Module	SBVU028

The EVM may be requested at the Texas Instruments web site through the TPS7A84A product folder.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS7A84A device is available through the TPS7A84A product folder under simulation models.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, High-Accuracy, Overvoltage and Undervoltage Monitor data sheet
- Texas Instruments, TPS7A8400EVM-753 Evaluation Module user guide
- Texas Instruments, Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application report
- Texas Instruments, 6A Current-Sharing Dual LDO reference guide
- Texas Instruments, High-Current Low-Noise Parallel LDO reference design

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

ANY-OUT™ are trademarks of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

Copyright © 2021 Texas Instruments Incorporated



11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS7A8400ARGRR	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8400ARGRR.A	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8400ARGRT	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8400ARGRT.A	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8400ARGRTG4	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8400ARGRTG4.A	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8400A
TPS7A8401ARGRR	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8401A
TPS7A8401ARGRR.A	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8401A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM


www.ti.com 9-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025


TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A8400ARGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TPS7A8400ARGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TPS7A8400ARGRTG4	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TPS7A8401ARGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

www.ti.com 18-Jun-2025




*All dimensions are nominal

7 III dilitoriorio di o riorimici							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A8400ARGRR	VQFN	RGR	20	3000	367.0	367.0	35.0
TPS7A8400ARGRT	VQFN	RGR	20	250	210.0	185.0	35.0
TPS7A8400ARGRTG4	VQFN	RGR	20	250	210.0	185.0	35.0
TPS7A8401ARGRR	VQFN	RGR	20	3000	367.0	367.0	35.0


3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月