

TPS7A8101-Q1 低噪声、宽带宽、高电源抑制比 (PSRR), 低压降 1A 线性稳压器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 具有使能功能的低压降 1A 稳压器
- 可调节输出电压: 0.8V 至 6V
- 宽带宽高 PSRR:
 - 1kHz 时为 80dB
 - 100kHz 时为 60dB
 - 1MHz 时为 54dB
- 低噪音: 23.5 μ V_{RMS}典型值 (100Hz 至 100kHz)
- 在使用 4.7 μ F 输出电容时保持稳定
- 出色的负载和线路瞬态响应
- 总体精度 3% (在负载、线路、温度范围内)
- 过流和过温保护
- 极低压降: 1A 时的典型值为 170mV
- 封装方式: 3mm x 3mm 小外形尺寸无引线 (SON)-8

2 应用范围

- 汽车应用中的射频 (RF) 电源
- 汽车用高级驾驶员辅助系统 (ADAS) 电子控制单元 (ECU)
- 远程信息处理控制单元
- 音频
- 高速接口 (I/F) (锁相环 (PLL) 和压控振荡器 (VCO))

3 说明

TPS7A8101-Q1 低压降线性稳压器 (LDO) 在输出噪声情况下可提供极佳的性能和电源抑制比 (PSRR)。这款 LDO 使用一个先进的双极 CMOS (BiCMOS) 工艺和一个功率金属氧化物半导体场效应晶体管 (PMOSFET) 无源器件来实现极低噪音、出色瞬态响应和极佳的 PSRR 性能。

TPS7A8101-Q1 器件与 4.7 μ F 陶瓷输出电容器一起工作时保持稳定，并使用一个精确电压基准和反馈环路在所有负载、线路、过程和温度变化范围内实现至少 3% 的精度。



这款器件在 $T_A = -40^\circ\text{C}$ 至 $+125^\circ\text{C}$ 的温度范围完全额定运行，并采用装有散热焊盘的 3mm x 3mm SON-8 封装。

器件信息⁽¹⁾

产品型号	封装	封装尺寸 (标称值)
TPS7A8101-Q1	SON (8)	3.00mm x 3.00mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

4 典型应用电路



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SLVSCK0](#)


目录

1	特性	1
2	应用范围	1
3	说明	1
4	典型应用电路	1
5	修订历史记录	2
6	Pin Configuration and Functions	3
7	Specifications	4
7.1	Absolute Maximum Ratings	4
7.2	Handling Ratings	4
7.3	Recommended Operating Conditions	4
7.4	Thermal Information	4
7.5	Electrical Characteristics	5
7.6	Typical Characteristics	6
8	Detailed Description	11
8.1	Overview	11
8.2	Functional Block Diagram	11
9	Application and Implementation	13
9.1	Application Information	13
9.2	Typical Application	13
10	Power Supply Recommendations	17
11	Layout	17
11.1	Layout Guidelines	17
11.2	Layout Example	17
11.3	Thermal Information	18
12	器件和文档支持	21
12.1	文档支持	21
12.2	Trademarks	21
12.3	Electrostatic Discharge Caution	21
12.4	术语表	21
13	机械封装和可订购信息	21

5 修订历史记录

Changes from Original (April 2014) to Revision A	Page
• 已更改 器件状态从 产品预览 更改为 生产数据	1

6 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NO.	
EN	5	Driving this pin high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See to the <i>Shutdown</i> section for more details. The EN pin must not be left floating and can be connected to the IN pin if not used.
FB/SNS	3	This pin is the input to the error amplifier and is used to set the output voltage of the device.
GND	4	Ground
IN	7	Unregulated input supply
	8	
NR	6	Connect an external capacitor between this pin and ground to reduce output noise to very low levels. The capacitor also slows down the V_O ramp (RC soft start).
OUT	1	Regulator output. A 4.7- μ F or larger ceramic capacitor is required for stability.
	2	
Thermal Pad	—	The Thermal Pad should be connected to GND.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
Voltage	IN	-0.3	7	V
	FB/SNS, NR	-0.3	3.6	V
	EN	-0.3	$V_I + 0.3$ ⁽²⁾	V
Current	OUT	-0.3	7	V
Operating junction temperature, T_J	Internally Limited		A	
		-55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) $V_{(EN)}$ absolute maximum rating is $V_I + 0.3$ V or + 7 V, whichever is smaller.

7.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		-55	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002, classification level H2 ⁽¹⁾	-2	2	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, classification level C4B	Corner pins (1, 4, 5, and 8)	750	750
		Other pins	500	500	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 Specification.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_I	Input voltage	2.2	6.5	V
I_O	Output current	0	1	A
T_A	Operating free air temperature	-40	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DRB (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.7	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	53.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	
Ψ_{JT}	Junction-to-top characterization parameter	0.9	
Ψ_{JB}	Junction-to-board characterization parameter	21.4	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	5.2	

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics application report, SPRA953A](#).

7.5 Electrical Characteristics

Over the temperature range of $-40^{\circ}\text{C} \leq T_A, T_J \leq 125^{\circ}\text{C}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 1 \text{ mA}$, $V_{(\text{EN})} = 2.2 \text{ V}$, $C_{(\text{OUT})} = 4.7 \mu\text{F}$, $C_{(\text{NR})} = 0.01 \mu\text{F}$, and $C_{(\text{BYPASS})} = 0 \mu\text{F}$, unless otherwise noted. The device is tested at $V_O = 0.8 \text{ V}$ and $V_O = 6 \text{ V}$. Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_I		Input voltage range ⁽¹⁾	2.2	6.5	6.5	V
$V_{(\text{NR})}$		Internal reference	0.79	0.8	0.81	V
V_O	Output voltage range		0.8	6	6	V
	Output accuracy ⁽²⁾	$V_O + 0.5 \text{ V} \leq V_I \leq 6 \text{ V}, V_I \geq 2.5 \text{ V},$ $100 \text{ mA} \leq I_O \leq 500 \text{ mA}, 0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	-2%	2%		
$\Delta V_O(\Delta V_I)$	Line regulation	$V_{\text{Onom}} + 0.5 \text{ V} \leq V_I \leq 6.5 \text{ V}, V_I \geq 2.2 \text{ V},$ $I_O = 100 \text{ mA}$		150		$\mu\text{V/V}$
	Load regulation	$100 \text{ mA} \leq I_O \leq 1 \text{ A}$		2		$\mu\text{V/mA}$
	Dropout voltage ⁽³⁾	$V_O + 0.5 \text{ V} \leq V_I \leq 6.5 \text{ V}, V_I \geq 2.2 \text{ V},$ $I_O = 500 \text{ mA}, V_{(\text{FB/SNS})} = \text{GND}$		250		mV
$V_{(\text{DO})}$	Dropout voltage ⁽³⁾	$V_O + 0.5 \text{ V} \leq V_I \leq 6.5 \text{ V}, V_I \geq 2.5 \text{ V},$ $I_O = 750 \text{ mA}, V_{(\text{FB/SNS})} = \text{GND}$		350		mV
	Dropout voltage ⁽³⁾	$V_O + 0.5 \text{ V} \leq V_I \leq 6.5 \text{ V}, V_I \geq 2.5 \text{ V},$ $I_O = 1 \text{ A}, V_{(\text{FB/SNS})} = \text{GND}$		500		mV
I_L	Output current-limit	$V_O = 0.85 \times V_{\text{Onom}}, V_I \geq 3.3 \text{ V}$	1100	1400	2000	mA
$I_{(\text{GND})}$	Ground pin current	$I_O = 1 \text{ mA}$		60	100	μA
	Ground pin current	$I_O = 1 \text{ A}$		350		μA
$I_{L(\text{sd})}$	Shutdown current ($I_{(\text{GND})}$)	$V_{(\text{EN})} \leq 0.4 \text{ V}, V_I \geq 2.2 \text{ V}, R_L = 1 \text{ k}\Omega,$ $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$		0.2	2.5	μA
$I_{(\text{FB/SNS})}$	Feedback pin current	$V_I = 6.5 \text{ V}, V_{(\text{FB/SNS})} = 0.8 \text{ V}$		0.02	1	μA
PSRR	Power-supply rejection ratio	$V_I = 4.3 \text{ V}, V_O = 3.3 \text{ V},$ $I_O = 750 \text{ mA}$	$f = 100 \text{ Hz}$	80		dB
			$f = 1 \text{ kHz}$	82		dB
			$f = 10 \text{ kHz}$	78		dB
			$f = 100 \text{ kHz}$	60		dB
			$f = 1 \text{ MHz}$	54		dB
V_n	Output noise voltage	$BW = 100 \text{ Hz to } 100 \text{ kHz},$ $V_I = 3.8 \text{ V}, V_O = 3.3 \text{ V},$ $I_O = 100 \text{ mA}, C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF}$		23.5		μV_{RMS}
$V_{(\text{EN})\text{H}}$	Enable high (enabled)	$2.2 \text{ V} \leq V_I \leq 3.6 \text{ V}, R_L = 1 \text{ k}\Omega$		1.2		V
		$3.6 \text{ V} < V_I \leq 6.5 \text{ V}, R_L = 1 \text{ k}\Omega$		1.35		V
$V_{(\text{EN})\text{L}}$	Enable low (shutdown)	$R_L = 1 \text{ k}\Omega$	0	0.4	0.4	V
$I_{(\text{EN})}$	Enable pin current, enabled	$V_I = V_{(\text{EN})} = 6.5 \text{ V}$		0.02	1	μA
t_{st}	Startup time	$V_{\text{Onom}} = 3.3 \text{ V}, V_O = 0\% \text{ to } 90\% V_{\text{Onom}},$ $R1 = 3.3 \text{ k}\Omega, C_{(\text{OUT})} = 10 \mu\text{F}, C_{(\text{NR})} = 470 \text{ nF}$		80		ms
UVLO	Undervoltage lockout	V_I rising, $R_L = 1 \text{ k}\Omega$	1.86	2	2.1	V
	Hysteresis	V_I falling, $R_L = 1 \text{ k}\Omega$		75		mV
T_{sd}	Thermal shutdown temperature	Shutdown, temperature increasing		160		°C
		Reset, temperature decreasing		140		°C







(1) Minimum $V_I = V_O + V_{(\text{DO})}$ or 2.2 V , whichever is greater.

(2) The TPS7A8101-Q1 does not include external resistor tolerances and it is not tested at this condition: $V_O = 0.8 \text{ V}$, $4.5 \text{ V} \leq V_I \leq 6.5 \text{ V}$, and $750 \text{ mA} \leq I_O \leq 1 \text{ A}$ because the power dissipation is greater than the maximum rating of the package.

(3) $V_{(\text{DO})}$ is not measured for fixed output voltage devices with $V_O < 1.7 \text{ V}$ because minimum $V_I = 2.2 \text{ V}$.

7.6 Typical Characteristics

At $V_{O_{nom}} = 3.3$ V, $V_I = V_{O_{nom}} + 0.5$ V or 2.2 V (whichever is greater), $I_O = 100$ mA, $V_{(EN)} = V_I$, $C_{(IN)} = 1 \mu\text{F}$, $C_{(OUT)} = 4.7 \mu\text{F}$, and $C_{(NR)} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.



Typical Characteristics (continued)

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 100 \text{ mA}$, $V_{(\text{EN})} = V_I$, $C_{(\text{IN})} = 1 \mu\text{F}$, $C_{(\text{OUT})} = 4.7 \mu\text{F}$, and $C_{(\text{NR})} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




Figure 7. Dropout Voltage vs Input Voltage




Figure 8. Dropout Voltage vs Load Current




Figure 9. Dropout Voltage vs Temperature




Figure 10. Ground Pin Current vs Input Voltage




Figure 11. Ground Pin Current vs Load Current





Figure 12. Shutdown Current vs Temperature


Typical Characteristics (continued)

At $V_{O\text{nom}} = 3.3$ V, $V_I = V_{O\text{nom}} + 0.5$ V or 2.2 V (whichever is greater), $I_O = 100$ mA, $V_{(\text{EN})} = V_I$, $C_{(\text{IN})} = 1 \mu\text{F}$, $C_{(\text{OUT})} = 4.7 \mu\text{F}$, and $C_{(\text{NR})} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




$$V_O = V_I - 0.5 \text{ V}$$

Figure 13. Current-Limit vs Temperature



$$C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF} \quad C_{(\text{OUT})} = 10 \mu\text{F} \quad C_{(\text{IN})} = 0 \text{ F}$$


Figure 14. PSRR vs Frequency



$$V_I - V_O = 1 \text{ V}$$

$$C_{(\text{IN})} = 0 \text{ F} \quad C_{(\text{OUT})} = 10 \mu\text{F} \\ C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF}$$


Figure 15. PSRR vs Frequency



$$V_I - V_O = 0.5 \text{ V}$$

$$C_{(\text{IN})} = 0 \text{ F} \quad C_{(\text{OUT})} = 10 \mu\text{F} \\ C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF}$$


Figure 16. PSRR vs Frequency



$$V_I - V_O = 1 \text{ V}$$

$$C_{(\text{IN})} = 0 \text{ F} \quad C_{(\text{OUT})} = 10 \mu\text{F} \\ C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF}$$

Figure 17. PSRR vs Frequency



$$V_I - V_O = 0.5 \text{ V}$$

$$C_{(\text{IN})} = 0 \text{ F} \quad C_{(\text{OUT})} = 10 \mu\text{F} \\ C_{(\text{NR})} = C_{(\text{BYPASS})} = 470 \text{ nF}$$

Figure 18. PSRR vs Frequency

Typical Characteristics (continued)

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 100 \text{ mA}$, $V_{(\text{EN})} = V_I$, $C_{(\text{IN})} = 1 \mu\text{F}$, $C_{(\text{OUT})} = 4.7 \mu\text{F}$, and $C_{(\text{NR})} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




Figure 19. PSRR vs Dropout Voltage




Figure 20. PSRR vs Dropout Voltage




Figure 21. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))




Figure 22. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))




Figure 23. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))





Figure 24. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))

Typical Characteristics (continued)

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 100 \text{ mA}$, $V_{(\text{EN})} = V_I$, $C_{(\text{IN})} = 1 \mu\text{F}$, $C_{(\text{OUT})} = 4.7 \mu\text{F}$, and $C_{(\text{NR})} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.



Using the same value of $C_{(\text{NR})}$ and $C_{(\text{BYPASS})}$ in the X-Axis

Figure 25. Startup Time vs Noise Reduction Capacitance




Figure 26. Line Transient Response




Figure 27. Load Transient Response





Figure 28. Enable Pulse Response, see (1) in Figure 29



(1) The internal reference requires approximately 80 ms of rampup time (see [Startup](#)) from the enable event; therefore, V_O fully reaches the target output voltage of 3.3 V in 80 ms from startup.

Figure 29. Power-Up and Power-Down Response

8 Detailed Description

8.1 Overview

The TPS7A8101-Q1 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom ($V_I - V_O$). A noise-reduction capacitor ($C_{(NR)}$) at the NR pin and a bypass capacitor ($C_{(BYPASS)}$) decrease noise generated by the bandgap reference in order to improve PSRR, while a quick-start circuit fast-charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current-limit, and thermal protection, and is fully specified from -40°C to 125°C .

8.2 Functional Block Diagram




Figure 30. Functional Block Diagram

8.3 Feature Description

8.3.1 Internal Current-Limit

The TPS7A8101-Q1 internal current-limit helps protect the regulator during fault conditions. During the current-limit, the output sources a fixed amount of current that is largely independent of the output voltage. For reliable operation, the device should not be operated in a current-limit state for extended periods of time.

The PMOS pass element in the TPS7A8101-Q1 device has a built-in body diode that conducts current when the voltage at the OUT pin ($V_{(OUT)}$) exceeds the voltage at the IN pin ($V_{(IN)}$). This current is not limited, so if extended reverse-voltage operation is anticipated, external limiting may be appropriate.

8.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard-voltage and low-voltage TTL-CMOS levels. When shutdown capability is not required, the EN pin can connect to the IN pin.

Feature Description (continued)

8.3.3 Startup

Through a lower resistance, the bandgap reference can quickly charge the noise-reduction capacitor ($C_{(NR)}$). The TPS7A8101-Q1 device has a *quick-start* circuit to quickly charge $C_{(NR)}$, if present; see [Figure 30](#). At startup, this quick-start switch is closed, with only 33 k Ω of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 100 ms after any device-enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 k Ω) to form a very-good low-pass (RC) filter. This low-pass filter reduces the noise present on the reference voltage; therefore, reducing the noise on the output.

Inrush current can cause problems in many applications. The 33-k Ω resistance during the startup period is intentionally placed between the bandgap reference and the NR pin in order to slow down the reference voltage rampup, thus reducing the inrush current.

Use [Equation 1](#) to calculate the startup time with other $C_{(NR)}$ values. For example, the capacitance of connecting the recommended $C_{(NR)}$ value of 0.47 μF along with the 33-k Ω resistance causes an 80-ms RC delay (approximately).

$$t_{st} (\text{s}) = 170000 \times C_{(NR)} (\text{F}) \quad (1)$$

Although the noise-reduction effect is nearly saturated at 0.47 μF , connecting a $C_{(NR)}$ value greater than 0.47 μF can additionally help reduce noise. However, when connecting a $C_{(NR)}$ value greater than 0.47 μF , the startup time is extremely long because the quick-start switch opens after approximately 100 ms. That is, if $C_{(NR)}$ is not fully charged during this 100-ms period, $C_{(NR)}$ finishes charging through a higher resistance of 250 k Ω , and takes much longer to fully charge.

NOTE

A low-leakage capacitor should be used for $C_{(NR)}$. Most ceramic capacitors are suitable

8.3.4 Undervoltage Lockout (UVLO)

The TPS7A8101-Q1 device uses an undervoltage-lockout (UVLO) circuit to ensure that the output is shut off until the internal circuitry has enough voltage to operate properly. The UVLO circuit has a deglitch feature so that the circuit typically ignores undershoot transients on the input if the duration is less than 50- μs .

8.4 Device Functional Modes

Driving the EN pin over 1.2 V for V_I between 2.2 V to 3.6 V or 1.35 V for V_I between 3.6 V and 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02 μA typically.

9 Application and Implementation

9.1 Application Information

The TPS7A8101-Q1 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom ($V_I - V_O$). A noise-reduction capacitor ($C_{(NR)}$) at the NR pin and a bypass capacitor ($C_{(BYPASS)}$) decrease noise generated by the bandgap reference in order to improve PSRR, while a quick-start circuit fast-charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current-limit, and thermal protection, and is fully specified from -40°C to 125°C .

9.2 Typical Application

[Figure 31](#) shows the connections for the device.




Figure 31. Typical Application Circuit

The voltage on the FB pin sets the output voltage and is determined by the values of the resistors R1 and R2. Use [Equation 2](#) to calculate the values of R1 and R2 any voltage.

$$V_O = \frac{(R1+R2)}{R2} \times 0.8 \quad (2)$$

[Table 1](#) lists sample resistor values for common output voltages. In [Table 1](#), E96 series resistors are used, and all values meet 1% of the target V_O , assuming resistors with zero error. For the actual design, pay attention to any resistor error-factors. Using lower values for R1 and R2 reduces the noise injected into the FB pin.

9.2.1 Design Requirements

9.2.1.1 Dropout Voltage

The TPS7A8101-Q1 device uses a PMOS pass transistor to achieve low dropout. When $(V_I - V_{O\text{nom}})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $r_{DS(on)}$ of the PMOS pass element. V_{DO} is proportional to the output current because the PMOS device in dropout functions in the same way as a resistor.

As with any linear regulator, PSRR and transient responses are degraded as $(V_I - V_O)$ approaches dropout. [Figure 19](#) and [Figure 20](#) in the [Typical Characteristics](#) section shown this effect.

9.2.1.2 Minimum Load

The TPS7A8101-Q1 device is stable and functions well with no output load. Traditional PMOS-LDO regulators suffer from lower loop gain at very light output loads. The TPS7A8101-Q1 device employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

9.2.1.3 Input And Output Capacitor Requirements

Although an input capacitor is not required for stability, connecting a 0.1- μF to 1- μF low-equivalent series-resistance (ESR) capacitor from the input supply near the regulator to ground is good analog-design practice. This capacitor counteracts reactive input sources and improves transient response and ripple rejection. A higher-value capacitor may be necessary if large, fast load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1- μF input capacitor may be necessary to ensure stability.

Typical Application (continued)

The TPS7A8101-Q1 device is designed to be stable with standard ceramic capacitors of capacitance values 4.7 μF or larger. This device was evaluated using a 10- μF ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm x 1.25 mm).

X5R-type and X7R-type capacitors are highly recommended because they have minimal variation in capacitance and ESR over temperature. The maximum ESR should be less than 1 Ω .

Table 1. Recommended Feedback Resistor Values for Common Output Voltages

V_O	R1	R2
0.8 V	0 Ω (Short)	10 k Ω
1 V	2.49 k Ω	10 k Ω
1.2 V	4.99 k Ω	10 k Ω
1.5 V	8.87 k Ω	10 k Ω
1.8 V	12.5 k Ω	10 k Ω
2.5 V	21 k Ω	10 k Ω
3.3 V	30.9 k Ω	10 k Ω
5 V	52.3 k Ω	10 k Ω

Table 2. Recommended Capacitor Values

NAME	DESCRIPTION	VALUE
$C_{(NR)}$	Noise-reduction capacitor between the NR and GND pins	470 nF
$C_{(BYPASS)}$	Noise-reduction capacitor across R1	470 nF
$C_{(OUTPUT)}$	Output capacitor	10 μF
$C_{(IN)}$	Input capacitor	10 μF

9.2.1.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the duration of the transient response. Using a larger noise-reduction capacitor ($C_{(NR)}$), bypass capacitor ($C_{(BYPASS)}$), or both types of capacitors can improve line-transient performance.

9.2.2 Detailed Design Procedure

9.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor ($C_{(NR)}$) is used with the TPS7A8101-Q1 device, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor-divider and the error-amplifier input. If a bypass capacitor ($C_{(BYPASS)}$) across the high-side feedback resistor (R1) is used with the TPS7A8101-Q1 device, noise from these other sources can also be significantly reduced.

To maximize noise performance in a given application, use a 0.47- μF noise-reduction capacitor plus a 0.47- μF bypass capacitor.

9.2.3 Application Curves




Figure 32. PSRR vs Frequency




Figure 33. PSRR vs Frequency




Figure 34. PSRR vs Frequency




Figure 35. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))




Figure 36. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))






Figure 37. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))



$23.54 \mu V_{RMS} (C_O = 10 \mu F)$ $C_{(IN)} = 10 \mu F$ $V_I - V_O = 0.5 V$
 $23.91 \mu V_{RMS} (C_O = 22 \mu F)$ $C_{(NR)} = 470 nF$ $C_{(OUT)} = 10 \mu F$
 $22.78 \mu V_{RMS} (C_O = 100 \mu F)$ $C_{(BYPASS)} = 470 nF$

Figure 38. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))



Using the same value of $C_{(NR)}$ and $C_{(BYPASS)}$ in the X-Axis

Figure 39. Startup Time vs Noise Reduction Capacitance




Figure 40. Line Transient Response




Figure 41. Load Transient Response




Figure 42. Enable Pulse Response, See (1) in Figure 43




Figure 43. Power-Up and Power-Down Response

(1) The internal reference requires approximately 80 ms of rampup time (see [Startup](#)) from the enable event; therefore, V_O fully reaches the target output voltage of 3.3 V in 80 ms from startup.

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.2 V and 6.5 V. The input voltage range should provide adequate headroom in order for the device to have a regulated output. This input supply should be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

11 Layout

11.1 Layout Guidelines

11.1.1 Board Layout Recommendations To Improve PSRR And Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, designing with separate ground planes for V_I and V_O , with each ground plane connected only at the GND pin of the device, is recommended. In addition, the ground connection for the noise-reduction capacitor should connect directly to the GND pin of the device.

High ESR capacitors may degrade PSRR.

11.2 Layout Example




Figure 44. TPS7A8101-Q1 Layout Example

11.3 Thermal Information

11.3.1 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any activation of the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C (maximum). To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8101-Q1 device has been designed to protect against overload conditions. The internal thermal protection circuitry was not intended to replace proper heatsinking. Continuously running the TPS7A8101-Q1 device into thermal shutdown degrades device reliability.

11.3.2 Package Mounting

See the [机械封装和可订购信息](#) section for solder pad footprint recommendations and recommended land patterns.

11.3.3 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

The power dissipation of the device depends on input voltage and load conditions. To calculate the device power dissipation, use [Equation 3](#).

$$P_D = (V_I - V_O) \times I_O \quad (3)$$


Using the lowest possible input voltage necessary to achieve the required output voltage regulation minimizes power dissipation and achieves greater efficiency.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or can be left floating; however, the pad should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device. Calculate the maximum junction-to-ambient thermal resistance using [Equation 4](#).

$$R_{\theta JA} = \frac{(125^{\circ}\text{C} - T_A)}{P_D} \quad (4)$$

Once the maximum $R_{\theta JA}$ value is calculated, use [Figure 45](#) to estimate the minimum amount of PCB copper area needed for appropriate heatsinking.

Thermal Information (continued)



Note: The $R_{\theta JA}$ value at board size of 9 in² (that is, 3 in \times 3 in) is a JEDEC standard.

Figure 45. $R_{\theta JA}$ vs Board Size

Figure 45 shows the variation of $R_{\theta JA}$ as a function of ground plane copper area in the board. Figure 45 is intended as a guideline only to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, using Ψ_{JT} and Ψ_{JB} , as explained in the section is strongly recommended.

11.3.4 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with the corresponding equations, [Equation 5](#) and [Equation 6](#). For backwards compatibility, an older $\theta_{JC, Top}$ parameter is listed as well.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

where

- P_D is the power dissipation (see [Equation 4](#))
 - T_T is the temperature at the center-top of the IC package
- (5)

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$

where

- T_B is the PCB temperature measured 1-mm away from the IC package *on the PCB surface* as shown in [Figure 46](#)
- (6)

Thermal Information (continued)




Figure 46. Measuring Points for T_T and T_B

NOTE

Both T_T and T_B can be measured on actual application boards using an infrared thermometer.

For more information about measuring T_T and T_B , see TI's application report [SBVA025, Using New Thermal Metrics](#).

As shown in [Figure 47](#), the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with [Equation 5](#) is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.




Figure 47. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $R_{\theta JC(\text{top})}$ to determine thermal characteristics, refer to TI's application report [SBVA025, Using New Thermal Metrics](#). For further information, refer to TI's application report [SPRA953, IC Package Thermal Metrics](#).

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下：

- 《LDO 噪声详细检查》，[SLYT489](#)
- 《LDO 在接近压降电压时的性能》，[SBVA029](#)
- *TPS7A8101EVM* 评估模块，[SLVU600](#)
- *LDO 的宽带宽 PSRR* 作者 Nogawa 和 Van Renterghem *Bodo's Power Systems®*: 运动和转换中的电子元器件，2011 年 3 月

12.2 Trademarks

Bodo's Power Systems is a registered trademark of Arlt Bodo.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.4 术语表

[SLYZ022 — TI 术语表](#)

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	www.ti.com.cn/audio
放大器和线性器件	www.ti.com.cn/amplifiers
数据转换器	www.ti.com.cn/dataconverters
DLP® 产品	www.dlp.com
DSP - 数字信号处理器	www.ti.com.cn/dsp
时钟和计时器	www.ti.com.cn/clockandtimers
接口	www.ti.com.cn/interface
逻辑	www.ti.com.cn/logic
电源管理	www.ti.com.cn/power
微控制器 (MCU)	www.ti.com.cn/microcontrollers
RFID 系统	www.ti.com.cn/rfidsys
OMAP应用处理器	www.ti.com/omap
无线连通性	www.ti.com.cn/wirelessconnectivity
	德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122
Copyright © 2014, 德州仪器半导体技术 (上海) 有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A8101QDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SLY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

DRB 8

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L


DRB0008A



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 ti.com.cn 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司