

TPS7A21 500mA、低噪声、低 I_Q 、高 PSRR LDO

1 特性

- 超低 I_Q : 6.5 μA
- 输入电压范围 : 2.0V 至 6.0V
- 输出电压范围 : 0.8V 至 5.5V (50mV 阶跃)
- 高 PSRR : 1kHz 时为 91dB
- 低输出电压噪声 : 7.7 μV_{RMS}
- 低压降 :
 - 在 500mA 下为 175mV (最大值) (2.5V V_{OUT})
- 智能 EN 引脚下拉
- 输出电压容差 :
 - $\pm 1.5\%$ (线路、负载和温度范围)
- 支持多种陶瓷电容器 :
 - 1 μF 至 200 μF
- 工作结温 : - 40°C 至 +125°C
- 封装 :
 - 出色的 0.602mm $\times$ 0.602mm DSBGA 封装

2 应用

- 手机和平板电脑
- 可穿戴设备
- IP 摄像机
- 便携式医疗设备
- 智能仪表和现场变送器
- RF、PLL、VCO 和时钟电源
- 电机驱动器

3 说明

TPS7A21 是一款超小型低压降 (LDO) 线性稳压器, 可提供 500mA 的输出电流。该器件可提供低噪声、高 PSRR 和出色的负载和线路瞬态性能, 符合射频和其他敏感模拟电路的要求。采用创新的设计技术, 无需添加外部噪声旁路电容即可提供低噪声性能。TPS7A21 器件具有低静态电流, 非常适合用于电池供电系统。输入电压范围为 2.0V 至 6.0V, 输出电压范围为 0.8V 至 5.5V, 可满足各种系统要求。内部精密基准电路可实现出色的精度, 可在负载、线路和温度范围内提供高达 1.5% 的最大输出电压容差。


内部软启动电路可帮助控制浪涌电流, 因此可在启动过程中更大程度地降低输入电压降。该 LDO 在与小型陶瓷电容器搭配使用时可保持稳定, 因此可实现小尺寸的总体解决方案。

借助具有内部控制下拉电阻器的智能使能输入电路, 即使在 EN 引脚未连接时也能让 LDO 保持禁用状态, 有助于省去原本需要用于下拉 EN 输入的外部元件。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A21	YWD (DSBGA , 4)	0.602 mm $\times$ 0.602 mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



简化原理图



Table of Contents

1 特性	1	8 Applications and Implementation	18
2 应用	1	8.1 Application Information.....	18
3 说明	1	8.2 Typical Application.....	22
4 Revision History	2	8.3 Power Supply Recommendations.....	24
5 Pin Configuration and Functions	3	8.4 Layout.....	24
6 Specifications	4	9 Device and Documentation Support	26
6.1 Absolute Maximum Ratings.....	4	9.1 Device Support.....	26
6.2 ESD Ratings.....	4	9.2 Documentation Support.....	26
6.3 Recommended Operating Conditions.....	4	9.3 接收文档更新通知.....	26
6.4 Thermal Information.....	5	9.4 支持资源.....	26
6.5 Electrical Characteristics.....	5	9.5 Trademarks.....	26
6.6 Typical Characteristics.....	7	9.6 Electrostatic Discharge Caution.....	26
7 Detailed Description	14	9.7 术语表.....	26
7.1 Overview.....	14	10 Mechanical, Packaging, and Orderable Information	26
7.2 Functional Block Diagram.....	14	10.1 Mechanical Data.....	27
7.3 Feature Description.....	15		
7.4 Device Functional Modes.....	17		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (December 2021) to Revision A (September 2022)	Page
• 向特征部分中的输出电压容差要点添加了线路、负载和温度.....	1
• 更改了特征部分中的支持多种陶瓷电容器要点.....	1
• 更改了应用部分.....	1
• Changed description of OUT pin in <i>Pin Functions: DSBGA</i> table.....	3
• Changed typical short-circuit current limit from 300 mA to 325 mA.....	5
• Changed typical value of smart enable pulldown resistor from 450 k Ω to 440 k Ω	5
• Changed <i>Output Voltage Accuracy vs I_{OUT}</i> and <i>I_Q vs V_{IN}</i> figures in <i>Typical Characteristics</i> section.....	7
• Deleted second <i>I_{GND} vs I_{OUT}</i> figure from <i>Typical Characteristics</i> section.....	7
• Added discussion regarding sources with limited current drive capability to <i>Smart Enable (EN)</i> section.....	15
• Added discussion that input voltage must be high enough to enable the active discharge to <i>Active Discharge</i> section.....	15
• Added last sentence to <i>Dropout Operation</i> section.....	17
• Changed <i>Input voltage</i> and <i>Output current</i> parameters in <i>Design Parameters</i> table.....	22
• Changed <i>Detailed Design Procedure</i> section.....	23
• Added <i>Device Nomenclature</i> section.....	26

5 Pin Configuration and Functions




图 5-1. YWD Package, 4-Pin DSBGA

表 5-1. Pin Functions: DSBGA

PIN		I/O	DESCRIPTION
DSBGA	NAME		
A1	IN	I	Input voltage supply. For best transient response and to minimize input impedance, use the recommended value or larger capacitor from IN to GND, as listed in the Recommended Operating Conditions table. Place the input capacitor as close to the IN and GND pins of the device as possible.
A2	OUT	O	Regulated output voltage. Connect a low-equivalent series resistance (ESR) capacitor to this pin. For best transient response, use the nominal recommended value or larger capacitor from OUT to GND. An internal 150- Ω (typical) pulldown resistor prevents a charge from remaining on OUT when the regulator is in shutdown mode ($V_{EN} < V_{EN(LOW)}$).
B1	EN	I	Enable input. A low voltage ($V_{EN} < V_{EN(LOW)}$) on this pin turns the regulator off and discharges the output pin to GND through an internal 150- Ω pulldown resistor. A high voltage ($V_{EN} > V_{EN(HI)}$) on this pin enables the regulator output. This pin has an internal 450-k Ω pulldown resistor to hold the regulator off by default. When $V_{EN} > V_{EN(HI)}$, the 450-k Ω pulldown resistor is disconnected to reduce input current.
B2	GND	—	Common ground.

6 Specifications

6.1 Absolute Maximum Ratings

ratings apply over operating free-air temperature range (unless otherwise noted)^{(1) (3)}

		MIN	MAX	UNIT
V _{IN}	Input voltage	- 0.3	6.5	V
V _{OUT}	Output voltage	- 0.3	See ⁽²⁾	V
V _{EN}	Enable input voltage	- 0.3	6.5	V
	Maximum output current ⁽⁴⁾	Internally limited		A
T _J	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Absolute maximum V_{OUT} is the lesser of V_{IN} + 0.3 V, or 6.5 V.
- (3) All voltages are with respect to the GND pin.
- (4) Internal thermal shutdown circuitry helps protect the device from permanent damage.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

conditions apply over the operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	2.0		6.0	V
V _{EN}	Enable input voltage	0		6.0	V
V _{OUT}	Nominal output voltage range	0.8		5.5	V
I _{OUT}	Output current	0		500	mA
C _{IN}	Input capacitor ⁽²⁾		1		μF
C _{OUT}	Output capacitor ⁽³⁾	1		200	μF
ESR	Output capacitor effective series resistance			100	mΩ
T _J	Operating junction temperature	- 40		125	°C

- (1) All voltages are with respect to the GND pin.
- (2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.47 μF minimum is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system-level instability such as ringing or oscillation, especially in the presence of load transients.
- (3) Effective output capacitance of 0.4 μF minimum and 200 μF maximum over all temperature and voltage conditions is required for stability with ESR values as high as 100 mΩ. If the ESR is reduced to 20 mΩ or lower, stable operation can be achieved with effective output capacitance as low as 0.3 μF.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A21	UNIT
		YWD (DSBGA)	
		4 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	197.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	2.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	52.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	52.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and ICPackage Thermal Metrics](#) and [An empirical analysis of the impact of board layout on LDO thermal performance](#) application notes.

6.5 Electrical Characteristics

specified over operating temperature range (T_J = -40°C to +125°C), V_{IN} = V_{OUT(NOM)} + 0.3 V or 2 V, whichever is greater, V_{EN} = 1.0 V, I_{OUT} = 1 mA, C_{IN} = 1 μF, C_{OUT} = 1 μF (unless otherwise noted); all typical values are at T_J = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ΔV _{OUT}	Output voltage tolerance	V _{IN} = (V _{OUT(NOM)} + 0.3 V) to 6.0 V, I _{OUT} = 1 mA to 500 mA, V _{OUT} ≥ 1.85 V		-1.5		1.5	%
		V _{IN} = (V _{OUT(NOM)} + 0.3 V) to 6.0 V, I _{OUT} = 1 mA to 500 mA, V _{OUT} < 1.85 V		-30		30	mV
ΔV _{OUT}	Line regulation	V _{IN} = (V _{OUT(NOM)} + 0.3 V) to 6.0 V, I _{OUT} = 1 mA			0.03		%/V
ΔV _{OUT}	Load regulation	I _{OUT} = 1 mA to 500 mA			0.001		%/mA
I _{GND}	Quiescent current	V _{EN} = V _{IN} , V _{IN} = 6.0 V, I _{OUT} = 0 mA	T _J = 25°C		6.5	9	μA
			T _J = -40°C to 85°C			11	
			T _J = -40°C to 125°C			15	
		V _{EN} = V _{IN} , V _{IN} = 6.0 V, I _{OUT} = 500 mA			2900	3500	
I _{SHTDWN}	Shutdown current	V _{EN} = 0 V (disabled), V _{IN} = 6.0 V, T _J = 25°C			0.15	1	μA
		V _{EN} = 0 V (disabled), V _{IN} = 6.0 V, T _J = -40°C to 125°C				4	
I _{Q(DO)}	Quiescent current in dropout	V _{IN} ≤ V _{OUT(NOM)} , I _{OUT} = 0 mA			7	15	μA
V _{DO}	Dropout voltage	I _{OUT} = 500 mA, V _{OUT} = 95% × V _{OUT(NOM)}	0.8 V ≤ V _{OUT} < 1.0 V ⁽¹⁾			750	mV
			1.0 V ≤ V _{OUT} < 1.2 V ⁽¹⁾			530	
			1.2 V ≤ V _{OUT} < 1.5 V ⁽¹⁾			395	
			1.5 V ≤ V _{OUT} < 2.5 V			260	
			2.5 V ≤ V _{OUT} ≤ 5.5 V			175	
I _{CL}	Output current limit	V _{OUT} = 0.9 × V _{OUT(NOM)}		740	1060	1500	mA
I _{SC}	Short-circuit current limit	V _{OUT} = 0V			325		mA
PSRR	Power-supply rejection ratio	I _{OUT} = 20 mA, V _{IN} = V _{OUT} + 1.0 V	f = 100 Hz		90		dB
			f = 1 kHz		91		
			f = 10 kHz		71		
			f = 100 kHz		61		
			f = 1 MHz		50		
		I _{OUT} = 500 mA, V _{IN} = V _{OUT} + 1.0 V	f = 100 Hz		65		dB
			f = 1 kHz		85		
			f = 10 kHz		79		
			f = 100 kHz		44		
			f = 1 MHz		50		

6.5 Electrical Characteristics (continued)

specified over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), $V_{IN} = V_{OUT(NOM)} + 0.3\text{ V}$ or 2 V , whichever is greater, $V_{EN} = 1.0\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); all typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _N	Output noise voltage	BW = 10 Hz to 100 kHz, V _{OUT} = 2.8 V	I _{OUT} = 500 mA	7.7			μV _{RMS}
			I _{OUT} = 1 mA	10			
R _{PULLDOWN}	Output automatic discharge pulldown resistance	V _{IN} = 2 V, V _{EN} < V _{IL} (output disabled)		150			Ω
T _{SD}	Thermal shutdown rising	T _J rising		165			°C
	Thermal shutdown falling	T _J falling		140			
V _{EN(LOW)}	Low input threshold	V _{IN} = 2.0 V to 6.0 V, V _{EN} falling until the output is disabled		0.3			V
V _{EN(HI)}	High input threshold	V _{IN} = 2.0 V to 6.0 V, V _{EN} rising until the output is enabled		0.9			V
V _{UVLO}	UVLO threshold	V _{IN} rising		1.11	1.32	1.63	V
		V _{IN} falling		1.05	1.27	1.57	
V _{UVLO(HYST)}	UVLO hysteresis			50			mV
I _{EN}	EN pin leakage current	V _{EN} = 6.0 V and V _{IN} = 6.0 V		100 250			nA
R _{EN(PULL-DOWN)}	Smart enable pulldown resistor			440			kΩ
t _{ON}	Turnon time	From V _{EN} > V _{IH} to V _{OUT} = 95% of V _{OUT(NOM)}		120	200	280	μs

- (1) Dropout voltages for V_{OUT} values below or very near the UVLO threshold cannot be measured directly. Values shown are verified by simulation.

6.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-1. Output Voltage Accuracy vs I_{OUT}




图 6-2. Output Voltage Accuracy vs I_{OUT}




图 6-3. Output Voltage Accuracy vs V_{IN}




图 6-4. Line Regulation vs V_{IN}




图 6-5. Load Regulation vs I_{OUT}




图 6-6. Dropout Voltage vs I_{OUT}

6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-7. Dropout Voltage vs I_{OUT}




图 6-8. I_Q vs V_{IN}




图 6-9. I_Q vs V_{IN}




图 6-10. I_{GND} vs I_{OUT}




图 6-11. I_{GND} vs I_{OUT}




图 6-12. Shutdown Current vs V_{IN}

6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-13. Shutdown Current vs V_{IN}




图 6-14. Foldback Current Limit




图 6-15. Enable Logic Threshold vs Temperature




图 6-16. Enable Pin Leakage Current vs $V_{EN} - V_{IN}$




图 6-17. Smart Enable Pulldown Resistor vs Temperature and V_{IN}




图 6-18. Output Pulldown Resistance vs Temperature and V_{IN}

6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-19. V_{IN} UVLO Threshold vs Temperature




图 6-20. Start-Up With V_{EN} Before V_{IN}




图 6-21. Start-Up With V_{EN} After V_{IN}




图 6-22. Start-Up With V_{EN} After V_{IN}




图 6-23. Start-Up With $V_{EN} = V_{IN}$





图 6-24. Start-Up Inrush Current


6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




$V_{IN} = 4.3\text{ V}$, $V_{EN} = 0\text{ V to } 4.3\text{ V}$, slew rate = $1\text{ V}/\mu\text{s}$,
 $I_{OUT} = 0\text{ mA}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-25. Start-Up Inrush Current




$V_{EN} = V_{EN(HI)}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$, $I_{OUT} = 0\text{ mA}$

图 6-26. Start-Up Turn-On Time vs Temperature




$V_{EN} = V_{IN}$, $t_r = t_f = 5\text{ }\mu\text{s}$, $I_{OUT} = 500\text{ mA}$

图 6-27. Line Transient From 3.6 V to 4.6 V




$V_{EN} = V_{IN}$, $t_r = t_f = 5\text{ }\mu\text{s}$, $I_{OUT} = 1\text{ mA}$

图 6-28. Line Transient From 3.6 V to 4.6 V



$V_{EN} = V_{IN}$, $t_r = t_f = 1\text{ }\mu\text{s}$

图 6-29. Load Transient From 1 mA to 500 mA




$V_{EN} = V_{IN}$, $t_r = t_f = 200\text{ ns}$

图 6-30. Load Transient From 1 mA to 500 mA


6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




$V_{EN} = V_{IN}$, $t_r = t_f = 1\text{ }\mu\text{s}$

图 6-31. Load Transient From 0 mA to 500 mA




$V_{EN} = V_{IN}$, $t_r = t_f = 200\text{ ns}$

图 6-32. Load Transient From 0 mA to 500 mA




$V_{EN} = V_{IN}$

图 6-33. PSRR vs Frequency and I_{OUT}




$V_{EN} = V_{IN}$, $I_{OUT} = 20\text{ mA}$

图 6-34. PSRR vs Frequency and V_{IN}



$V_{EN} = V_{IN}$, $I_{OUT} = 500\text{ mA}$

图 6-35. PSRR vs Frequency and V_{IN}



$V_{EN} = V_{IN}$, $I_{OUT} = 20\text{ mA}$

图 6-36. PSRR vs Frequency and C_{OUT}

6.6 Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-37. PSRR vs Frequency and C_{OUT}




图 6-38. Noise vs Frequency and V_{IN}




图 6-39. Noise vs Frequency and V_{IN}




图 6-40. Noise vs Frequency and I_{OUT}




图 6-41. Noise vs Frequency and C_{OUT}




图 6-42. Noise vs Frequency and C_{OUT}


7 Detailed Description

7.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the TPS7A21 provides low noise, high PSRR, and low quiescent current, as well as excellent line and load transient response. The TPS7A21 achieves excellent noise performance without the need for a separate noise filter capacitor.

The TPS7A21 is designed to operate properly with a single 1- μ F input capacitor and a single 1- μ F ceramic output capacitor. The effective output capacitance must be at least 0.4 μ F across all operating voltage and temperature conditions.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Smart Enable (EN)

The enable pin (EN) is active high. The output is enabled when the voltage applied to EN is greater than $V_{EN(HI)}$ and disabled when the applied voltage is less than $V_{EN(LOW)}$. If external control of the output voltage is not needed, connect EN to IN. This device has a smart enable circuit to reduce quiescent current. When the voltage on the enable pin is driven above $V_{EN(HI)}$, the output is enabled and the smart enable internal pulldown resistor ($R_{EN(PULLDOWN)}$) is disconnected. When the enable pin is floating, the $R_{EN(PULLDOWN)}$ is connected and pulls the enable pin low to disable the output. In addition to reducing quiescent current, the smart pulldown helps ensure that the logic level is correct even when EN is driven from a source that has limited current drive capability. The $R_{EN(PULLDOWN)}$ value is listed in the [Electrical Characteristics](#) table.

7.3.2 Low Output Noise

Any internal noise at the TPS7A21 reference voltage is reduced by a first-order, low-pass RC filter before being passed to the output buffer stage. The low-pass RC filter has a – 3-dB cutoff frequency of approximately 0.1 Hz. During start-up, the filter resistor is bypassed to reduce output rise time. The filter begins normal operation after the output voltage reaches the nominal value.

7.3.3 Active Discharge

The regulator has an internal metal-oxide-semiconductor field-effect transistor (MOSFET) that connects a pulldown resistor between the output and ground pins when the device is disabled to actively discharge the output voltage. The voltage on IN must be high enough to turn on the pulldown MOSFET; when V_{IN} is too low to provide sufficient V_{GS} on the pulldown MOSFET, the pulldown circuit is not active. The active discharge circuit is activated by the enable pin, or by the voltage on IN falling below the undervoltage lockout (UVLO) threshold.

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device rated current for only a short period of time.

7.3.4 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), when the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to support output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. [方程式 1](#) calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

7.3.5 Foldback Current Limit

The TPS7A21 has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$).

In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brick-wall scheme limits the output current to the current limit (I_{CL}). When the output voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current when the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the *short-circuit current limit* (I_{SC}). I_{CL} and I_{SC} are listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the output is shorted and the output voltage is less than $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application note](#).

图 7-1 shows a diagram of the foldback current limit.




图 7-1. Foldback Current Limit

7.3.6 Undervoltage Lockout

An independent undervoltage lockout (UVLO) circuit monitors the input voltage, allowing a controlled and consistent turn on and turn off of the output voltage. If the input voltage drops during load transients (when the device output is enabled), the UVLO has built-in hysteresis to prevent unwanted turn off.

7.3.7 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature T_J rises to the shutdown temperature threshold T_{SD} . The thermal shutdown circuit hysteresis requires the temperature to fall to a lower temperature before turning on again. The thermal time constant of the semiconductor die is fairly short; thus, the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced.

Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operation above this maximum temperature causes the regulator to exceed operational specifications.

Although the thermal shutdown circuitry is designed to protect against temporary thermal overload conditions, this circuitry is not intended to replace proper thermal design. Continuously running the regulator into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the [Electrical Characteristics](#) table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} \geq V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} \geq V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} \leq V_{EN(LOW)}$	Not applicable	$T_J \geq T_{SD(shutdown)}$

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

For output currents less than about 200 mA, the slope of the dropout voltage curve is lower than for higher currents. This slope helps maintain better performance when the LDO is in dropout.

7.4.4 Disabled

The output of the device can be shut down by forcing the voltage of the enable pin to less than $V_{EN(LOW)}$. When disabled, the pass transistor is turned off, internal circuits are shut down, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

8 Applications and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for many types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Consult the manufacturer data sheet to verify performance. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

Although the LDO is stable without an input capacitor, good design practice is to connect a capacitor from IN to GND, with a value at least equal to the nominal value specified in the [Recommended Operating Conditions](#) table. The input capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR, and is recommended if the source impedance is greater than $0.5\ \Omega$. When the source resistance and inductance are sufficiently high, the overall system can be susceptible to instability (including ringing and sustained oscillation) and other performance degradation if there is insufficient capacitance between IN and GND. A capacitor with a value greater than the minimum may be necessary if there are large fast-rise-time load or line transients or if the LDO is located more than a few centimeters from the input power source.

An output capacitor of an appropriate value helps ensure stability and improve dynamic performance. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table.

8.1.3 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in [图 8-1](#) are broken down as follows. Regions A, E, and H are where the output voltage is in a steady state.




图 8-1. Load Transient Waveform

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

8.1.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit verifies that the device stays disabled before the input supply reaches the minimum operational voltage range, and makes sure that the device shuts down when the input supply collapses. 图 8-2 shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold - UVLO hysteresis). The device remains enabled even if the output falls out of regulation.
- Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls because of the load and active discharge circuit. The device is re-enabled when the UVLO rising threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The output falls because of the load and active discharge circuit.




图 8-2. Typical UVLO Operation

8.1.5 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use 方程式 2 to approximate P_D :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A21 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum allowable junction temperature (T_J) determines the maximum power dissipation for the device. According to [方程式 3](#), power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (3)$$

[方程式 4](#) rearranges [方程式 3](#) for output current.

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})] \quad (4)$$

Unfortunately, this thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the [Thermal Information](#) table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JC(bot)}$) plus the thermal resistance contribution by the PCB copper.

8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are used in accordance with [方程式 5](#) and are given in the [Thermal Information](#) table.

$$\Psi_{JT} : T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB} : T_J = T_B + \Psi_{JB} \times P_D \quad (5)$$

where:

- P_D is the power dissipated as explained in the [Power Dissipation \(\$P_D\$ \)](#) section
- T_T is the temperature at the center-top of the device package
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

8.1.7 Recommended Area For Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in [图 8-3](#) and can be separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output ($V_{IN} - V_{OUT}$) at a given output current level. See the [Dropout Operation](#) section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.

- The shape of the slope is depicted in the third region of [Figure 8-3](#). The slope is nonlinear because the maximum-rated junction temperature of the LDO is controlled by the power dissipation across the LDO. Thus, when $V_{IN} - V_{OUT}$ increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of $V_{IN} - V_{OUT}$.

图 8-3 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a $R_{\theta JA}$, as given in the [Thermal Information](#) table.




图 8-3. Region Description of Continuous Operation Regime

8.2 Typical Application

图 8-4 shows the typical application circuit for the TPS7A21. Input and output capacitances may need to be increased above the 1 μF minimum value for some applications.




图 8-4. TPS7A21 Typical Application

8.2.1 Design Requirements

表 8-1 summarizes the design requirements for the typical application circuit.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.6 V
Output voltage	3.3 V
Output current	400 mA
Maximum ambient temperature	85°C

8.2.2 Detailed Design Procedure

For this design example, the 3.3-V output version (TPS7A2133) is selected. A nominal 3.6-V input supply is assumed. Use a minimum 1.0- μ F input capacitor to minimize the effect of resistance and inductance between the 3.6-V source and the LDO input. A minimum 1.0- μ F output capacitor is also used for stability and good load transient response. The dropout voltage (V_{DO}) is less than 150 mV maximum at a 3.3-V output voltage and 500-mA output current, so there are no dropout issues with a minimum input voltage of 3.5 V and a maximum output current of 400 mA.

With an ambient temperature of 85°C, an input voltage of 3.6 V and an output current of 400 mA, the die temperature is $0.3 \text{ V} \times 0.4 \text{ A} \times 197.1^\circ\text{C/W} + 85^\circ\text{C} = 108.7^\circ\text{C}$.

8.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source (the junctions of the device) to the ultimate heat sink of the ambient environment. Thus, power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

方程式 6 calculates the maximum allowable power dissipation for the device in a given package:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA}) \quad (6)$$

方程式 7 represents the actual power being dissipated in the device:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (7)$$

These two equations establish the relationship between the maximum power dissipation allowed resulting from thermal consideration, the voltage drop across the device, and the continuous current capability of the device. Use these two equations to determine the optimum operating conditions for the device in the application.



In applications where lower power dissipation (P_D) or excellent package thermal resistance ($R_{\theta JA}$) is present, the maximum ambient temperature (T_{A-MAX}) can be increased.

In applications where high power dissipation or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) may have to be derated. As given by 方程式 8, T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^\circ\text{C}$), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the device or package in the application ($R_{\theta JA}$):

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})) \quad (8)$$

Alternately, if T_{A-MAX} can not be derated, the P_D value must be reduced. This reduction can be accomplished by reducing V_{IN} in the $V_{IN} - V_{OUT}$ term as long as the minimum V_{IN} is met, or by reducing the I_{OUT} term, or by some combination of the two.

8.2.3 Application Curves



8.3 Power Supply Recommendations

This LDO is designed to operate from an input supply voltage range of 2.0 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the TPS7A21 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least $V_{OUT} + 0.3$ V. A minimum capacitor value of 1 μ F is required to be within 1 cm of the IN pin.

8.4 Layout

8.4.1 Layout Guidelines

The dynamic performance of the TPS7A21 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the TPS7A21.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the TPS7A21, and as close to the package as practical. The ground connections for C_{IN} and C_{OUT} must be back to the TPS7A21 ground pin using as wide and short a copper trace as practical.

Connections using long trace lengths, narrow trace widths, or connections through vias must be avoided. These connections add parasitic inductances and resistance that results in inferior performance, especially during transient conditions.

8.4.1.1 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in the [AN-1112 DSBGA Wafer Level Chip Scale Package application note](#). For best results during assembly, alignment ordinals on the PCB can be used to facilitate placement of the DSBGA device.

8.4.1.2 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device. Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance.

8.4.2 Layout Example




图 8-7. Typical DSBGA Layout

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

表 9-1. Device Nomenclature⁽¹⁾⁽²⁾

PRODUCT	V _{OUT}
TPS7A21xx(x)Pyyyz	xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). P indicates an active output discharge feature. All members of the TPS7A21 family actively discharge the output when the device is disabled. yyy is the package designator. z is the package quantity. J is for 12000-piece reel.

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Output voltages from 0.8 V to 5.5 V in 50-mV increments are available. Contact the factory for details and availability.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [AN-1112 DSBGA Wafer Level Chip Scale Package application report](#)
- Texas Instruments, [QFN/SON PCB Attachment application report](#)
- Texas Instruments, [TPS7A21EVM-059 Evaluation Module user guide](#)

9.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Mechanical Data




PACKAGE OUTLINE

YWD0004A-C01

PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE




4228730/A 05/2022

NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT**YWD0004A-C01****PowerWCSP - 0.3 mm max height**

POWER CHIP SCALE PACKAGE



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE: 80X



SOLDER MASK DETAILS
 NOT TO SCALE

4228730/A 05/2022

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

YWD0004A-C01

PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.075 mm THICK STENCIL
SCALE: 80X

4228730/A 05/2022

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7A2128PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Y
TPS7A2128PYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Y
TPS7A2130PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	R
TPS7A2130PYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	R
TPS7A2132PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Y
TPS7A2133BPYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Z
TPS7A2133BPYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Z
TPS7A2133PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Z
TPS7A2133PYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Z
TPS7A21345PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	1
TPS7A21345PYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	1
TPS7A2135PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Z
TPS7A2137PYWDJ	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	7
TPS7A2137PYWDJ.A	Active	Production	DSBGA (YWD) 4	12000 JUMBO T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	7

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS7A21 :

- Automotive : [TPS7A21-Q1](#)


NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2128PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2130PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2130PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2132PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2132PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2133BPYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2133PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2133PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2134PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2135PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2137PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1
TPS7A2137PYWDJ	DSBGA	YWD	4	12000	180.0	8.4	0.69	0.69	0.37	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2128PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2130PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2130PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2132PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2132PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2133BPYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2133PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2133PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A21345PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2135PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2137PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0
TPS7A2137PYWDJ	DSBGA	YWD	4	12000	182.0	182.0	20.0



4225173/A 07/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YWD0004A

PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 80X



SOLDER MASK DETAILS
NOT TO SCALE

4225173/A 07/2019

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

YWD0004A

PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.075 mm THICK STENCIL
SCALE: 80X

4225173/A 07/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月