


## TPS74401 具有可编程软启动功能的 3.0A 超低压降稳压器

### 1 特性

- 输入电压范围：1.1V 至 5.5V
- 可调启动浪涌控制
- 线路、负载和温度范围内的精度为 1%
- $V_{BIAS}$  支持低  $V_{IN}$  运行，具有良好的瞬态响应
- 可调输出：0.8V 至 3.6V
- 超低压降：
  - 在 3.0A 电流下为 115mV (典型值) (旧芯片)
  - 在 3.0A 电流下为 120mV (典型值) (新芯片)
- 使用任何输出电容器或不使用输出电容器时均可保持稳定 (旧芯片)
- 在使用任何  $\geq 2.2\mu\text{F}$  的输出电容器时均可保持稳定 (新芯片)
- 电源正常 (PG) 输出可实现电源监视或为其他电源提供时序信号
- 封装：
  - 5mm × 5mm × 1mm VQFN (RGW)
  - 3.5mm × 3.5mm VQFN (RGR) 和 DDPAK-7 (旧芯片)

### 2 应用

- [网络附加存储 - 企业级](#)
- [机架式服务器](#)
- [网络接口卡 \(NIC\)](#)
- [商用网络和服务器 PSU](#)



典型应用电路

### 3 说明


TPS74401 低压降 (LDO) 线性稳压器提供了一个面向各种应用的易用稳健型电源管理选项。用户可编程的软启动功能可降低器件启动时的电容浪涌电流，从而以最大限度减小输入电源的应力。软启动具有单调性，旨在为各类处理器和专用集成电路 (ASIC) 供电。借助使能输入和电源正常输出，可通过外部稳压器轻松实现上电排序。借助全方位的灵活性，用户可为现场可编程门阵列 (FPGA)、数字信号处理器 (DSP) 以及具有具体启动要求的其他应用配置可满足其时序要求的计划。

该器件还具有高精度的参考电压电路和误差放大器，可在整个负载、线路、温度和过程范围内提供 1% 精度。该器件在不使用输出电容器 (旧芯片) 或使用任何类型的  $\geq 2.2\mu\text{F}$  电容器 (新芯片) 的情况下都能保持稳定。该器件的额定工作温度范围为  $T_J = -40^\circ\text{C}$  至  $+125^\circ\text{C}$ 。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
TPS74401	KTW (TO-263, 7)	10.1mm × 15.24mm
	RGR (VQFN, 20)	3.5mm × 3.5mm
	RGW (VQFN, 20)	5mm × 5mm

- (1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。  
 (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



导通响应



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>22</b>
<b>2 应用</b> .....	<b>1</b>	7.1 Application Information.....	22
<b>3 说明</b> .....	<b>1</b>	7.2 Typical Applications.....	24
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	28
<b>5 Specifications</b> .....	<b>4</b>	7.4 Layout.....	28
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>33</b>
5.2 ESD Ratings.....	4	8.1 Documentation Support.....	33
5.3 Recommended Operating Conditions.....	4	8.2 Device Support.....	33
5.4 Thermal Information.....	5	8.3 接收文档更新通知.....	33
5.5 Electrical Characteristics.....	5	8.4 支持资源.....	33
5.6 Typical Characteristics.....	8	8.5 Trademarks.....	33
<b>6 Detailed Description</b> .....	<b>16</b>	8.6 静电放电警告.....	34
6.1 Overview.....	16	8.7 术语表.....	34
6.2 Functional Block Diagrams.....	16	<b>9 Revision History</b> .....	<b>34</b>
6.3 Feature Description.....	17	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>34</b>
6.4 Device Functional Modes.....	18		
6.5 Programming.....	20		

## 4 Pin Configuration and Functions




图 4-1. RGW and RGR Package, 5mm × 5mm and 3.5mm × 3.5mm, 20-Pin VQFN (Top View)




图 4-2. KTW Package, 7-Pin DPAK (Top View)

表 4-1. Pin Functions

NAME	PIN		I/O	DESCRIPTION
	KTW	RGW, RGR		
BIAS	6	10	I	Bias input voltage for error amplifier, reference, and internal control circuits. A 1 $\mu$ F or larger bias capacitor is recommended for best performance. If IN is connected to BIAS, use a 4.7 $\mu$ F or larger capacitor.
EN	7	11	I	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
GND	4	12	—	Ground
IN	5	5 - 8	I	Unregulated input to the device. An input capacitor of 1 $\mu$ F or greater is recommended for best performance.
NC	N/A	2 - 4, 13, 14, 17	—	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18 - 20	O	Regulated output voltage. No capacitor is required on this pin for stability, but is recommended for excellent performance.
PAD/TAB	—	—	—	Must be soldered to the ground plane for increased thermal performance. Internally connected to ground.
PG	N/A	9	O	Power-good (PG) is an open-drain, active-high output that indicates the status of V <sub>OUT</sub> . When V <sub>OUT</sub> exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V <sub>OUT</sub> is below this threshold, the pin is driven to a low-impedance state. Connect a pullup resistor from 10k $\Omega$ to 1M $\Omega$ from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SS	1	15	—	Soft-start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 $\mu$ s.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>BIAS</sub>	Input voltage	- 0.3	6	V
V <sub>EN</sub>	Enable voltage	- 0.3	6	V
V <sub>PG</sub>	Power good voltage	- 0.3	6	V
I <sub>PG</sub>	PG sink current	0	1.5	mA
V <sub>SS</sub>	Soft-start voltage	- 0.3	6	V
V <sub>FB</sub>	Feedback voltage	- 0.3	6	V
V <sub>OUT</sub>	Output voltage	- 0.3	V <sub>IN</sub> + 0.3	V
I <sub>OUT</sub>	Maximum output current	Internally limited		
	Output short-circuit duration	Indefinite		
P <sub>DISS</sub>	Continuous total power dissipation	See Thermal Information		
T <sub>J</sub>	Junction Temperature	- 40	150	°C
T <sub>stg</sub>	Storage Temperature	- 55	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	V <sub>OUT</sub> + V <sub>DO</sub> (V <sub>IN</sub> )		5.5	V
V <sub>EN</sub>	Enable supply voltage			5.5	V
V <sub>BIAS</sub> <sup>(1)</sup>	BIAS supply voltage	V <sub>OUT</sub> + V <sub>DO</sub> (V <sub>BIAS</sub> ) <sup>(2)</sup>		5.5	V
V <sub>OUT</sub>	Output voltage	0.8		3.6	V
I <sub>OUT</sub>	Output current	0		3	A
C <sub>OUT</sub>	Output capacitor (legacy chip)	0			μF
	Output capacitor (new chip)	2.2			μF
C <sub>IN</sub>	Input capacitor <sup>(3)</sup>	1			μF
C <sub>BIAS</sub>	Bias capacitor	0.1	1		μF
T <sub>J</sub>	Operating junction temperature	- 40		125	°C

- (1) BIAS supply is required when V<sub>IN</sub> is below V<sub>OUT</sub> + 1.62 V.  
(2) V<sub>BIAS</sub> has a minimum voltage of 2.7 V or V<sub>OUT</sub> + V<sub>DO</sub> (V<sub>BIAS</sub>), whichever is higher.  
(3) If V<sub>IN</sub> and V<sub>BIAS</sub> are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μF.

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS744 <sup>(2)</sup>				UNIT
		RGW (VQFN)	RGW (VQFN) <sup>(3)</sup>	RGR (VQFN)	KTW (TO-263)	
		20 PINS	20 PINS	20 PINS	7 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	35.4	34.7	39.1	26.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	32.4	31	29.3	41.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	14.7	13.5	10.2	12.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	1.4	0.4	4.0	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	14.8	13.5	10.1	7.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.9	3.6	2.0	0.3	°C/W

- For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#) the application note.
- Thermal data for the RGW, RGR, and KTW packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations: (a) i. RGW and RGR: The exposed pad is connected to the PCB ground layer through a 4x4 thermal via array. - ii. KTW: The exposed pad is connected to the PCB ground layer through a 6x6 thermal via array. (b) Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage. (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, refer to the Thermal Considerations section.
- New Chip.

## 5.5 Electrical Characteristics

at V<sub>EN</sub> = 1.1V, V<sub>IN</sub> = V<sub>OUT</sub> + 0.3V, C<sub>BIAS</sub> = 0.1 μF, C<sub>IN</sub> = C<sub>OUT</sub> = 10 μF, I<sub>OUT</sub> = 50mA, V<sub>BIAS</sub> = 5.0V, and T<sub>J</sub> = - 40°C to 125°C, (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		V <sub>OUT</sub> + V <sub>DO</sub>		5.5	V
V <sub>BIAS</sub>	BIAS pin voltage range		2.375		5.25	V
V <sub>REF</sub>	Internal reference (Adjustable)	T <sub>A</sub> = +25°C	0.796	0.8	0.804	V
V <sub>OUT</sub>	Output voltage range	V <sub>IN</sub> = 5V, I <sub>OUT</sub> = 1.5A, V <sub>BIAS</sub> = 5V	V <sub>REF</sub>		3.6	V
V <sub>OUT</sub>	Accuracy	2.97V ≤ V <sub>BIAS</sub> ≤ 5.25V, V <sub>OUT</sub> + 1.62V ≤ V <sub>BIAS</sub> , 50mA ≤ I <sub>OUT</sub> ≤ 3.0A <sup>(1)</sup> (legacy chip)	- 1	±0.2	1	%
		V <sub>OUT</sub> + V <sub>DO</sub> BIAS ≤ V <sub>BIAS</sub> ≤ 5.25 V, 100 mA ≤ I <sub>OUT</sub> ≤ I <sub>VDO BIAS</sub> , VQFN <sup>(2)</sup>	- 1	±0.2	1	
		2.97V ≤ V <sub>BIAS</sub> ≤ 5.25V, V <sub>OUT</sub> + 1.62V ≤ V <sub>BIAS</sub> , 50mA ≤ I <sub>OUT</sub> ≤ 3.0A <sup>(1)</sup> (new chip)	- 1	±0.3	1	
ΔV <sub>OUT(ΔVIN)</sub>	Line regulation	V <sub>OUT(nom)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5V VQFN (legacy chip)		0.0005	0.05	%V
		V <sub>OUT(nom)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5V DDPK (legacy chip)		0.0005	0.06	
		V <sub>OUT(nom)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5V (new chip)		0.001	0.05	

## 5.5 Electrical Characteristics (续)

at  $V_{EN} = 1.1V$ ,  $V_{IN} = V_{OUT} + 0.3V$ ,  $C_{BIAS} = 0.1 \mu F$ ,  $C_{IN} = C_{OUT} = 10 \mu F$ ,  $I_{OUT} = 50mA$ ,  $V_{BIAS} = 5.0V$ , and  $T_J = -40^\circ C$  to  $125^\circ C$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$\Delta V_{OUT}(\Delta I_{OUT})$	Load regulation	$0mA \leq I_{OUT} \leq 50mA$ (legacy chip)		0.013		%/mA	
		$50mA \leq I_{OUT} \leq 3A$ (legacy chip)		0.03		%/A	
		$0mA \leq I_{OUT} \leq 50mA$ (new chip)		0.09		%/mA	
		$50mA \leq I_{OUT} \leq 3A$ (new chip)		0.09		%/A	
$V_{DO}$	$V_{IN}$ dropout voltage <sup>(3)</sup>	$I_{OUT} = 3A$ , $V_{BIAS} - V_{OUT(nom)} \geq 1.62V$ , VQFN (legacy chip)		115	195	mV	
		$I_{OUT} = 3A$ , $V_{BIAS} - V_{OUT(nom)} \geq 1.62V$ , DDPAK(legacy chip)		120	240	mV	
		$I_{OUT} = 3A$ , $V_{BIAS} - V_{OUT(nom)} \geq 1.62V$ , VQFN (new chip)		120	200	mV	
	$V_{BIAS}$ dropout voltage <sup>(3)</sup>	$I_{OUT} = 3A$ , $V_{IN} = V_{BIAS}$				1.62	V
		$I_{OUT} = 1A$				1.35	V
		$I_{OUT} = 500mA$				1.27	V
		$I_{OUT} = 100mA$				1.16	V
$I_{CL}$	Current limit	$V_{OUT} = 80\% \times V_{OUT(nom)}$ , VQFN (legacy chip)	3.8		6	A	
		$V_{OUT} = 80\% \times V_{OUT(nom)}$ , DDPAK (legacy chip only)	3.5		6		
		$V_{OUT} = 80\% \times V_{OUT(nom)}$ (new chip)	3.9		5.5		
$I_{BIAS}$	BIAS pin current	$I_{OUT} = 0mA$ to $3.0A$		2	4	mA	
$I_{SHDN}$	Shutdown supply current ( $I_{GND}$ )	$V_{EN} \leq 0.4V$		1	100	$\mu A$	
$I_{FB}$	Feedback pin current <sup>(4)</sup>	$I_{OUT} = 50mA$ to $3A$	-250	95	250	nA	
PSRR	Power-supply rejection ( $V_{IN}$ to $V_{OUT}$ )	1kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (legacy chip)		73		dB	
		1kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (new chip)		60			
		800kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (legacy chip)		42			
		800kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (new chip)		30			
	Power-supply rejection ( $V_{BIAS}$ to $V_{OUT}$ )	1kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (legacy chip)			62		
		1kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (New Chip)			57		
		800kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (legacy chip)			50		
		800kHz, $I_{OUT} = 1.5A$ , $V_{IN} = 1.8V$ , $V_{OUT} = 1.5V$ (new chip)			45		

## 5.5 Electrical Characteristics (续)







at  $V_{EN} = 1.1V$ ,  $V_{IN} = V_{OUT} + 0.3V$ ,  $C_{BIAS} = 0.1 \mu F$ ,  $C_{IN} = C_{OUT} = 10 \mu F$ ,  $I_{OUT} = 50mA$ ,  $V_{BIAS} = 5.0V$ , and  $T_J = -40^\circ C$  to  $125^\circ C$ , (unless otherwise noted); typical values are at  $T_J = 25^\circ C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_n$	Output noise voltage	100 Hz to 100 kHz, $I_{OUT} = 1.5A$ , $C_{SS} = 0.001 \mu F$ (legacy chip)		16		$\mu V_{rms} \times V_{out}$
		100 Hz to 100 kHz, $I_{OUT} = 3A$ , $C_{SS} = 1 nF$ (new chip)		20		
$V_{TRAN}$	% $V_{OUT}$ droop during load transient	$I_{OUT} = 100mA$ to $3.0A$ at $1A/\mu s$ , $C_{OUT} = 0\mu F$ (legacy chip)		4		% $V_{OUT}$
		$I_{OUT} = 100mA$ to $3.0A$ at $1A/\mu s$ , $C_{OUT} = 2.2\mu F$ (new chip)		5		
$t_{STR}$	Minimum start-up time	$I_{OUT} = 1.5A$ , $C_{SS} = open$ (legacy chip)		100		$\mu s$
		$R_{LOAD}$ for $I_{OUT} = 1.0A$ , $C_{SS} = open$ (new chip)		250		$\mu s$
$I_{SS}$	Soft-start charging current	$V_{SS} = 0.4V$ , $I_{OUT} = 0mA$ (legacy chip)	500	730	1000	nA
		$V_{SS} = 0.4V$ , $I_{OUT} = 0mA$ (new chip)	300	530	800	nA
$V_{EN(hi)}$	Enable input high level		1.1		5.5	V
$V_{EN(lo)}$	Enable input low level		0		0.4	V
$V_{EN(hys)}$	Enable pin hysteresis			50		mV
$V_{EN(dg)}$	Enable pin deglitch time			20		$\mu s$
$I_{EN}$	Enable pin current	$V_{EN} = 5V$		0.1	1	$\mu A$
$V_{IT}$	PG trip threshold	$V_{OUT}$ decreasing (legacy chip)	86.5	90	93.5	% $V_{OUT}$
		$V_{OUT}$ decreasing (new chip)	85	90	94	% $V_{OUT}$
$V_{HYS}$	PG trip hysteresis			3		% $V_{OUT}$
$V_{PG(lo)}$	PG output low voltage	$I_{PG} = 1mA$ (sinking), $V_{OUT} < V_{IT}$			0.3	V
$I_{PG(lkg)}$	PG leakage current	$V_{PG} = 5.25V$ , $V_{OUT} > V_{IT}$		0.03	1	$\mu A$
$T_J$	Operating junction temperature		-40		125	$^\circ C$
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing (legacy chip)		155		$^\circ C$
		Shutdown, temperature increasing (new chip)		165		$^\circ C$
		Reset, temperature decreasing		140		$^\circ C$
$R_{PULLDOWN}$	$V_{BIAS} = 5V$ , $V_{EN} = 0V$	New chip only		0.83		k $\Omega$

- (1) Devices tested at 0.8V; external resistor tolerance is not taken into account.
- (2)  $V_{OUT}$  is set to 1.5V to avoid minimum  $V_{BIAS}$  restrictions.
- (3) Dropout is defined as the voltage from  $V_{IN}$  to  $V_{OUT}$  when  $V_{OUT}$  is 2% below nominal
- (4)  $I_{FB}$  current flow is out of the device.

### 5.6 Typical Characteristics

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)



### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)




图 5-7.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




图 5-8.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




图 5-9.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




图 5-10.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




图 5-11.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




图 5-12.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )

### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)




图 5-13.  $V_{BIAS}$  PSRR vs Frequency




图 5-14.  $V_{BIAS}$  PSRR vs Frequency




图 5-15.  $V_{IN}$  PSRR vs Frequency




图 5-16.  $V_{IN}$  PSRR vs Frequency




图 5-17.  $V_{IN}$  PSRR vs Frequency




图 5-18.  $V_{IN}$  PSRR vs Frequency

### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)




图 5-19.  $V_{IN}$  PSRR vs  $V_{IN} - V_{OUT}$




图 5-20.  $V_{IN}$  PSRR vs  $(V_{IN} - V_{OUT})$




图 5-21. Noise Spectral Density




图 5-22. Noise Spectral Density




图 5-23. Noise Spectral Density










图 5-24.  $I_{BIAS}$  vs Output Current and Temperature

### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)



### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)




图 5-31. Low-Level PG Voltage vs PG Current




图 5-32. Low-Level PG Voltage vs Current




图 5-33. Load Transient Response




图 5-34. Load Transient Response




图 5-35.  $V_{BIAS}$  Line Transient (3A)




图 5-36.  $V_{BIAS}$  Line Transient

### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)




图 5-37.  $V_{IN}$  Line Transient (3A)




图 5-38.  $V_{IN}$  Line Transient




图 5-39. Turn-On Response




图 5-40. Turn-On Response




图 5-41. Power-Up, Power-Down





图 5-42. Power-Up, Power-Down

### 5.6 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 3.3\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 1\ \mu\text{F}$ ,  $C_{SS} = 0.01\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for legacy chip and  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\ \mu\text{F}$ ,  $C_{BIAS} = 4.7\ \mu\text{F}$ , and  $C_{OUT} = 10\ \mu\text{F}$  for new chip (unless otherwise noted)



**图 5-43. Output Short-Circuit Recovery**

## 6 Detailed Description

### 6.1 Overview

The TPS74401 family of low-dropout regulators (LDOs) incorporates many features to ensure a wide range of uses. Hysteresis and deglitch on the EN input improve the ability to sequence multiple devices without worrying about false start-up. The soft-start is fully programmable and allows the user to control the start-up time of the LDO output. Hysteresis is also available on the PG comparator to confirm no false PG signals. The TPS74401 family of LDOs is designed for FPGAs, DSPs, and any other device that requires linear supply and sequencing.

### 6.2 Functional Block Diagrams




图 6-1. Legacy Chip Functional Block Diagram




图 6-2. New Chip Functional Block Diagram

## 6.3 Feature Description

### 6.3.1 Enable, Shutdown

The enable (EN) pin is active high and compatible with standard digital signaling levels.  $V_{EN}$  lower than 0.4V turns the regulator off, whereas  $V_{EN}$  above 1.1V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS74401 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50mV of hysteresis and a deglitch circuit to help avoid on-off cycling resulting from small glitches in the  $V_{EN}$  signal.

The enable threshold is typically 0.8V and varies with temperature and process variations. Temperature variation is approximately  $-1\text{mV}/^\circ\text{C}$ ; therefore, process variation accounts for most of the variation in the enable threshold. If precise turn-on timing is required, use a fast rise-time signal to enable the TPS74401.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, connect EN as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

### 6.3.2 Power-Good (VQFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5V or lower rail through an external pullup resistor. This pin requires at least 1.1V on  $V_{BIAS}$  to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $(V_{IT} + V_{HYS})$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops below 1.9V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of the PG pin sink current is up to 1mA, thus the pullup resistor for PG must be in the range of 10k $\Omega$  to 1M $\Omega$ . PG is only provided on the VQFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

### 6.3.3 Internal Current Limit

The TPS74401 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 3.5A and maintain regulation. The current limit responds in approximately 10  $\mu$ s to reduce the current during a short-circuit fault. Recovery from a short-circuit condition is well-controlled and results in very little output overshoot when the load is removed. See [Figure 5-43](#) in the [Typical Characteristics](#) section for short-circuit recovery performance.

The internal current limit protection circuitry of the TPS74401 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS74401 above the rated current degrades device reliability.

### 6.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 155°C for the legacy chip and 165°C for the new chip, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 30°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74401 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS74401 into thermal shutdown degrades device reliability.

## 6.4 Device Functional Modes

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.
- The device is not operating in dropout.

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is

significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 6.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

表 6-1 shows the conditions that lead to the different modes of operation.

表 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{EN}$	$V_{BIAS}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \geq V_{OUT} + 1.62V$	$I_{OUT} < I_{CL}$	$T_J < 125^{\circ}C$
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + 1.62V$	—	$T_J < 125^{\circ}C$
Disabled mode (any true condition disables the device)	$V_{IN} < V_{IN(min)}$	$V_{EN} < V_{EN(low)}$	$V_{BIAS} < V_{BIAS(min)}$	—	$T_J > 155^{\circ}C$

## 6.5 Programming

### 6.5.1 Programmable Soft-Start

The TPS74401 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{SS}$ ). This feature is important for many applications to eliminate power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a linear and monotonic soft-start, the TPS74401 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current ( $I_{SS}$ ), the soft-start capacitance ( $C_{SS}$ ), and the internal reference voltage ( $V_{REF}$ ), and can be calculated using 方程式 1:

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}} \quad (1)$$

If large output capacitors are used, the device current limit ( $I_{CL}$ ) and the output capacitor can set the start-up time. In this case, the start-up time is given by 方程式 2:

$$t_{SSCL} = \frac{[V_{OUT(nom)} \times C_{OUT}]}{I_{CL(min)}} \quad (2)$$

where

- $V_{OUT(nom)}$  is the nominal set output voltage as set by the user,
- $C_{OUT}$  is the output capacitance,
- and  $I_{CL(min)}$  is the minimum current limit for the device.

In applications where monotonic start-up is required, the soft-start time given by 方程式 1 must be set to be greater than 方程式 2.

The maximum recommended soft-start capacitor is 0.015  $\mu$ F. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit can not be able to fully discharge the soft-start capacitor when re-enabled. Soft-start capacitors larger than 0.015  $\mu$ F can be a problem in applications where the user must rapidly pulse the enable pin and also require the device to soft-start from ground.  $C_{SS}$  must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. 表 6-2 lists suggested soft-start capacitor values.

表 6-2. Standard Capacitor Values for Programming the Soft-Start Time

$C_{SS}$	SOFT-START TIME (LEGACY CHIP) <sup>(1)</sup>	SOFT-START TIME (NEW CHIP) <sup>(1)</sup>
Open	0.1ms	0.25ms
470pF	0.5ms	0.7ms
1000pF	1ms	1.5ms
4700pF	5ms	7ms
0.01 $\mu$ F	10ms	15ms
0.015 $\mu$ F	16ms	22.6ms

$$(1) \quad t_{SS}(s) = 0.8 \times C_{SS}(F) \div I_{SS}$$

### 6.5.2 Sequencing Requirements

The device can have  $V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after  $V_{IN}$  and  $V_{BIAS}$  are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in 图 6-3, can also be used as long as the delay time is long enough for  $V_{IN}$  and  $V_{BIAS}$  to be present.




图 6-3. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after  $V_{IN}$  and  $V_{BIAS}$ , simply connecting  $EN$  to  $IN$  is acceptable for most applications as long as  $V_{IN}$  is greater than 1.1V and the ramp rate of  $V_{IN}$  and  $V_{BIAS}$  is faster than the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply less the dropout voltage until the set output voltage is reached. If  $EN$  is connected to  $BIAS$ , the device soft-starts as programmed, provided that  $V_{IN}$  is present before  $V_{BIAS}$ . If  $V_{BIAS}$  and  $V_{EN}$  are present before  $V_{IN}$  is applied and the set soft-start time has expired, then  $V_{OUT}$  tracks  $V_{IN}$ .

## 7 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 7.1 Application Information

The TPS74401 belongs to a family of ultra-low dropout regulators that feature soft-start. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low output voltages with low  $V_{IN}$  to  $V_{OUT}$  headroom.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little affect on loop stability. This architecture allows the TPS74401 to be stable with any capacitor  $\geq 2.2 \mu\text{F}$ . Transient response is better than PMOS topologies, particularly for low  $V_{IN}$  applications.

The TPS74401 features a programmable, voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits startup inrush currents that can be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and de-glitch allows slow-ramping signals to be used for sequencing the device. The low  $V_{IN}$  and  $V_{OUT}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

#### 7.1.1 Input, Output, and Bias Capacitor Requirements

The legacy chip of TPS74401 does not require any output capacitor for stability, however, the new chip of TPS74401 is designed to be stable for all available types and values of output capacitors  $\geq 2.2 \mu\text{F}$ . If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, of any type or value. This flexibility is a result of a remarkable control loop that confirms that the device is stable independent of the output capacitance.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{IN}$  and  $V_{BIAS}$  is  $1 \mu\text{F}$ . If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for  $V_{BIAS}$  is  $4.7 \mu\text{F}$ . Use good quality, low-ESR capacitors on the input; ceramic X5R and X7R capacitors are preferred. Place these capacitors as close to the pins as possible for optimum performance and to help confirm stability.

#### 7.1.2 Transient Response

The TPS74401 is designed to have transient response within 5% for most applications. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer  $V_{OUT}$  recovery time; see [图 5-33](#) in the [Typical Characteristics](#) section. Because the legacy chip is stable without an output capacitor and the new chip is stable with output capacitors  $\geq 2.2 \mu\text{F}$ , many applications can allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power can be sufficient to meet the transient requirements of the application. This design reduces the total cost by avoiding the need to use expensive, high-value capacitors at the LDO output.

### 7.1.3 Dropout Voltage

The TPS74401 offers industry-leading dropout performance, making the device excellent for high-current, low  $V_{IN}$  and low  $V_{OUT}$  applications. The extremely low dropout of the TPS74401 also allows the device to be used in place of a dc/dc converter and also achieve good efficiencies. 方程式 3 provides a quick estimate of the efficiencies.

$$\text{Efficiency} \approx \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times (I_{IN} + I_Q)} \approx \frac{V_{OUT}}{V_{IN}} \text{ at } I_{OUT} \gg I_Q \quad (3)$$

This efficiency allows users to redesign the power architecture to achieve a small, simple, and low-cost option.

There are two different specifications for dropout voltage with the TPS74401. The first specification (see 图 7-12) is referred to as  $V_{IN}$  Dropout and is for users who wish to apply an external bias voltage to achieve low dropout. This specification assumes that  $V_{BIAS}$  is at least 1.62V above  $V_{OUT}$ ; for example, when  $V_{BIAS}$  is powered by a 3.3V rail with 5% tolerance and with  $V_{OUT} = 1.5V$ . If  $V_{BIAS}$  is higher than  $(3.3V \times 0.95)$  or  $V_{OUT}$  is less than 1.5V,  $V_{IN}$  dropout is less than specified.

The second specification (see 图 7-13) is referred to as  $V_{BIAS}$  Dropout and is for users who wish to have  $V_{BIAS} < V_{IN} + 1.62V$ . This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass transistor and therefore must be greater than  $V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ). Because of this usage, IN and BIAS tied together easily consume excessive power. Pay attention and do not exceed the power rating of the IC package.

### 7.1.4 Output Noise

The TPS74401 provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001  $\mu F$  soft-start capacitor, the output noise is reduced by half and is typically  $19 \mu V_{RMS}$  for a 1.2V output (100Hz to 100kHz). Noise is a function of the set output voltage because most of the output noise is generated by the internal reference.

The RMS noise with a 0.001  $\mu F$  soft-start capacitor is given in 方程式 4 for the legacy chip and 方程式 5 for the new chip.

$$V_N(\mu V_{RMS}) = 16 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (4)$$

$$V_N(\mu V_{RMS}) = 20 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (5)$$

The low output noise of the TPS74401 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

## 7.2 Typical Applications

### 7.2.1 Setting the TPS74401

图 7-1 shows a typical application circuit for the TPS74401.

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in 图 7-1. 表 7-1 lists sample resistor values of common output voltages. To achieve the maximum accuracy specifications,  $R_2$  must be  $\leq 4.99\text{k}\Omega$ .




图 7-1. Typical Application Circuit for the TPS74401

表 7-1. Standard 1% Resistor Values for Programming the Output Voltage

$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	$V_{OUT}$ (V) <sup>(1)</sup>
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

(1)  $V_{OUT} = 0.8 \times (1 + R_1 \div R_2)$

#### 备注

When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50  $\mu$ A of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10k $\Omega$ .

### 7.2.1.1 Design Requirements

The design goals are  $V_{IN} = 1.8V$ ,  $V_{OUT} = 1.5V$ , and  $I_{OUT} = 2A$  maximum. The design optimizes transient response while meeting a 1ms start-up time with a start-up dominated by the soft-start feature. The input supply comes from a supply on the same circuit board. The available system rails for  $V_{BIAS}$  are 2.7V, 3.3V, and 5V.

The design space consists of  $C_{IN}$ ,  $C_{OUT}$ ,  $C_{BIAS}$ ,  $C_{SS}$ ,  $V_{BIAS}$ ,  $R_1$ ,  $R_2$ , and  $R_3$ , and the circuit is from [图 7-1](#).

This example uses a  $V_{IN}$  of 1.8V, with a  $V_{BIAS}$  of 2.5V.

### 7.2.1.2 Detailed Design Procedure

The first step for this design is to examine the maximum load current along with the input and output voltage requirements, to determine if the device thermal and dropout voltage requirements can be met. At 3A, the input dropout voltage of the TPS74401 family is a maximum of 240mV over temperature. As a result, the dropout headroom is sufficient for operation over both input and output voltage accuracy.

The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass element from the input to the output multiplied by the maximum load current. In this example, the maximum voltage drop across in the pass element is  $(1.8V - 1.5V)$ , giving a  $V_{DROP} = 300mV$ . The power dissipated can then be estimated by the equation  $P_{DISS} = I_{L(max)} \times V_{DROP} =$  approximately 600mW. This calculation gives an efficiency of nearly 83.3% by using [方程式 3](#).

When the power dissipated in the linear regulator is known, the corresponding junction temperature increase can be calculated. To estimate the junction temperature increase above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information, see the *Thermal Information* table. For this example, using the KTW package, the junction temperature rise is calculated to be 21.2°C. The maximum junction temperature increase is calculated by adding the junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 46.2°C. Keep in mind that the junction temperature must be less than 125°C for reliable operation. Additional ground planes, added thermal vias, and air flow all help to improve the thermal transfer characteristics of the system.

The next step is to determine the bias voltage or if a separate source is needed for the bias voltage. Because  $V_{IN}$  is less than  $V_{OUT}$  plus the  $V_{BIAS}$  dropout,  $V_{BIAS}$  must be an independent supply.  $V_{BIAS} = V_{OUT} + 1.62V = 3.12V$ ; the system has a 3.3V rail to use for this supply and also to provide some limited headroom for  $V_{BIAS}$ . The 5V rail is a better choice to improve the performance of the LDO, so the 5V rail is used.

7.2.1.3 Application Curves




图 7-2. Turn-On Response




图 7-3. Power-Up, Power-Down




图 7-4. Load Transient Response




图 7-5. V<sub>IN</sub> Line Transient (3A)




图 7-6. V<sub>BIAS</sub> Line Transient (3A)




图 7-7. Output Short-Circuit Recovery

### 7.2.1.3 Application Curves (continued)




图 7-8.  $V_{IN}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )




图 7-9.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




图 7-10.  $V_{IN}$  Dropout Voltage vs  $V_{BIAS} - V_{OUT}$  and Temperature ( $T_J$ )




图 7-11.  $V_{BIAS}$  Dropout Voltage vs  $I_{OUT}$  and Temperature ( $T_J$ )

### 7.2.2 Using an Auxiliary Bias Rail

图 7-12 shows a typical application of the TPS74401 using an auxiliary bias rail. The auxiliary bias rail allows for the designer to specify the system to have a low  $V_{DO}$ . The bias rail supplies the error amplifier with a higher supply voltage, increasing the voltage that can be applied to the gate of the pass device.

$V_{BIAS}$  must be at least  $V_{OUT} + 1.62V$ .




图 7-12. Typical Application of the TPS74401 Using an Auxiliary Bias Rail

### 7.2.3 Without an Auxiliary Bias

The TPS74401 is capable of operating without a bias rail if  $V_{IN} \geq V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ). Additional capacitance is advised for this scenario, with at least 4.7 $\mu$ F of capacitance near the input pin. 图 7-13 shows a typical application of the TPS74401 without an auxiliary bias.

If using the TPS74401 in this situation and under high load conditions, check that the printed circuit board (PCB) provides adequate thermal handling capabilities to keep the device in the recommended operating range. See the [Power Supply Recommendations](#) section for more information.




图 7-13. Typical Application of the TPS74401 Without an Auxiliary Bias

## 7.3 Power Supply Recommendations

The TPS74401 is designed to operate from an input voltage between 1.1V to 5.5V, provided the bias rail is at least 1.62V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low output impedance power supply directly to the IN pin of the TPS74401. This supply must have at least 1 $\mu$ F of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1 $\mu$ F or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7 $\mu$ F of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.

## 7.4 Layout

### 7.4.1 Layout Guidelines

An excellent layout greatly improves transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve peak transient performance and accuracy, connect the top side of  $R_1$  in 图 7-1 as close as possible to the load. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

#### 7.4.1.1 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and verifying reliable operation.

Power dissipation of the device depends on input voltage and load conditions, and can be calculated using 方程式 6:


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (6)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VQFN (RGW, RGR) packages, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or left floating; however, the pad must attach to an appropriate amount of copper PCB area to verify that the device does not overheat. On the DPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. Connect that tab to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be estimated using 方程式 7:

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (7)$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heat sinking is estimated using 图 7-14.



$\theta_{JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 in × 3 in) is a JEDEC standard.

图 7-14.  $\theta_{JA}$  versus Board Size

图 7-14 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. 图 7-14 is intended only as a guideline to demonstrate the affects of heat spreading in the ground plane; do not use 图 7-14 to estimate actual thermal performance in real application environments.

#### 备注

When the device is mounted on an application PCB, TI strongly recommends using  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Thermal Information* table.

#### 7.4.1.2 Thermal Considerations

A better method of estimating the thermal measure comes from using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the *Thermal Information* table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with the corresponding formulas given in 方程式 8.

$$\begin{aligned} \Psi_{JT}: T_J &= T_T + \Psi_{JT} \times P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \times P_D \end{aligned} \quad (8)$$

where

- $P_D$  is the power dissipation shown by 方程式 8,
- $T_T$  is the temperature at the center-top of the IC package, and
- $T_B$  is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (see 图 7-15).


---

备注

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo - gun (an infrared thermometer).

---

For more information about measuring  $T_T$  and  $T_B$ , see the [Using New Thermal Metrics](#) application note.



(a) Example RGW (QFN) Package Measurement

(b) Example KTW (DDPAK) Package Measurement

- $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- $T_B$  is measured **below** the package lead **on the PCB surface**.

图 7-15. Measuring Points for  $T_T$  and  $T_B$

Compared with  $\theta_{JA}$ , the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size, but do have a small dependency on board size and layout. 图 7-16 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.

Referring to 图 7-16, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point symmetric to an IC center. In the KTW package, for example (see 图 7-15), silicon is not beneath the measuring point of  $T_T$  which is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point symmetry, device heat distribution on the PCB is not point symmetric either, so that  $\Psi_{JB}$  has a greater dependency on board size and layout.




图 7-16.  $\Psi_{JT}$  和  $\Psi_{JB}$  versus Board Size

For a more detailed description of why TI does not recommend using  $\theta_{JC(\text{top})}$  to determine thermal characteristics, see the [Using New Thermal Metrics](#) application note. Also, see the [IC Package Thermal Metrics](#) application note for further information.

### 7.4.2 Layout Example




图 7-17. Layout Schematic (VQFN Packages)

## 8 Device and Documentation Support

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [6A Current-Sharing Dual LDO design guide](#)
- Texas Instruments, [Using New Thermal Metrics application note](#)
- Texas Instruments, [IC Package Thermal Metrics application note](#)
- Texas Instruments, [TPS74401EVM-118 Evaluation Module user's guide](#)

#### 8.1.2 Device Nomenclature

**表 8-1. Device Nomenclature**

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
TPS74401yyyzM3	<p><b>yyy</b> is the package designator.  <b>z</b> is the package quantity.  <b>M3</b> is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix can ship with the legacy chip (CSO: DLN) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the document.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).

### 8.2 Device Support

#### 8.2.1 Development Support

##### 8.2.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS74401. The [TPS74401EVM-118 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

##### 8.2.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS74401 is available through the product folders under *Tools & Software*.

### 8.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 8.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.7 术语表

**TI 术语表**          本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision S (November 2024) to Revision T (April 2025)	Page
• Units for the New chip <i>Load Regulation</i> have been fixed to %/mA for $0\text{mA} \leq I_{\text{OUT}} \leq 50\text{mA}$ test condition.....	5
• Units for the New chip <i>Load Regulation</i> have been fixed to %/A for $50\text{mA} \leq I_{\text{OUT}} \leq 3\text{A}$ test condition.....	5

Changes from Revision R (April 2017) to Revision S (November 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 通篇添加了旧芯片和新芯片的标注.....	1
• 更改了 <i>特性</i> 和 <i>应用</i> 部分.....	1
• 将 <i>器件信息</i> 表更改为 <i>封装信息</i> .....	1
• Changed <i>Typical Characteristics</i> section: Identified legacy chip plots and added new chip plots.....	8
• Changed <i>Output Noise</i> section.....	23

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS74401KTWR</a>	NRND	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	TPS74401
TPS74401KTWR.A	NRND	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	TPS74401
TPS74401KTWRG3	NRND	Production	DDPAK/TO-263 (KTW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	TPS74401
<a href="#">TPS74401RGRR</a>	Active	Production	VQFN (RGR)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12KA
TPS74401RGRR.A	Active	Production	VQFN (RGR)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12KA
<a href="#">TPS74401RGRT</a>	Obsolete	Production	VQFN (RGR)   20	-	-	Call TI	Call TI	-40 to 125	12KA
<a href="#">TPS74401RGWR</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
TPS74401RGWR.A	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
TPS74401RGWRG4	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
<a href="#">TPS74401RGWRM3</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
TPS74401RGWRM3.A	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
<a href="#">TPS74401RGWT</a>	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
TPS74401RGWT.A	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401
TPS74401RGWTG4	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS74401 :**

- Enhanced Product : [TPS74401-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74401KTWR	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS74401RGRR	VQFN	RGR	20	3000	330.0	12.4	3.8	3.8	1.1	8.0	12.0	Q1
TPS74401RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74401RGWRM3	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74401RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74401KTWR	DDPAK/TO-263	KTW	7	500	356.0	356.0	45.0
TPS74401RGRR	VQFN	RGR	20	3000	338.0	355.0	35.0
TPS74401RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74401RGWRM3	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74401RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

## GENERIC PACKAGE VIEW


**RGW 20**

**VQFN - 1 mm max height**

5 x 5, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4227157/A





NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height



RGW0020A

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4232469/A 11/2025

NOTES:


1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead width and height dimensions apply to the plated lead.
4. Leads are not allowed above the Datum B.
5. Stand-off height is measured from lead tip with reference to Datum B.
6. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
7. Falls within JEDEC MO-169 with the exception of the dimensions indicated.

# EXAMPLE BOARD LAYOUT


KTW0007A

TO-263 - 5 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 5X



SOLDER MASK DETAILS

4232469/A 11/2025

NOTES: (continued)


8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002([www.ti.com/lit/slm002](http://www.ti.com/lit/slm002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

KTW0007A

TO-263 - 5 mm max height

TRANSISTOR OUTLINE



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE: 5X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 PAD 8: 60%

4232469/A 11/2025

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**RGR 20**

**VQFN - 1 mm max height**



3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4228482/A



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4219031/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4219031/B 04/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X

EXPOSED PAD 21  
81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219031/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月